
**Customer Documentation** 

# **ECLIPSE MV/9500™ System** Principles of Operation



**Customer Documentation** 

# ECLIPSE MV/9500<sup>™</sup> System Principles of Operation Supplement

		-

# ECLIPSE MV/9500<sup>™</sup> System Principles of Operation Supplement

014-001855-00

Ordering No. 014-001855 Copyright © Data General Corporation, 1990 All Rights Reserved Printed in the United States of America Rev. 00, March, 1990

#### **Notice**

DATA GENERAL CORPORATION (DGC) HAS PREPARED THIS DOCUMENT FOR USE BY DGC PERSONNEL, CUSTOMERS, AND PROSPECTIVE CUSTOMERS. THE INFORMATION CONTAINED HEREIN SHALL NOT BE REPRODUCED IN WHOLE OR IN PART WITHOUT DGC'S PRIOR WRITTEN APPROVAL.

DGC reserves the right to make changes in specifications and other information contained in this document without prior notice, and the reader should in all cases consult DGC to determine whether any such changes have been made.

THE TERMS AND CONDITIONS GOVERNING THE SALE OF DGC HARDWARE PRODUCTS AND THE LICENSING OF DGC SOFTWARE CONSIST SOLELY OF THOSE SET FORTH IN THE WRITTEN CONTRACTS BETWEEN DGC AND ITS CUSTOMERS. NO REPRESENTATION OR OTHER AFFIRMATION OF FACT CONTAINED IN THIS DOCUMENT INCLUDING BUT NOT LIMITED TO STATEMENTS REGARDING CAPACITY, RESPONSE-TIME PERFORMANCE, SUITABILITY FOR USE OR PERFORMANCE OF PRODUCTS DESCRIBED HEREIN SHALL BE DEEMED TO BE A WARRANTY BY DGC FOR ANY PURPOSE, OR GIVE RISE TO ANY LIABILITY OF DGC WHATSOEVER.

IN NO EVENT SHALL DGC BE LIABLE FOR ANY INCIDENTAL, INDIRECT, SPECIAL OR CONSEQUENTIAL DAMAGES WHATSOEVER (INCLUDING BUT NOT LIMITED TO LOST PROFITS) ARISING OUT OF OR RELATED TO THIS DOCUMENT OR THE INFORMATION CONTAINED IN IT, EVEN IF DGC HAS BEEN ADVISED, KNEW OR SHOULD HAVE KNOWN OF THE POSSIBILITY OF SUCH DAMAGES.

CEO, DASHER, DATAPREP, DESKTOP GENERATION, ECLIPSE, ECLIPSE MV/4000, ECLIPSE MV/6000, ECLIPSE MV/8000, GENAP, INFOS, microNOVA, NOVA, PRESENT, PROXI, SWAT, and TRENDVIEW are U.S. registered trademarks of Data General Corporation; and AOSMAGIC, AOS/VSMAGIC, AROSE/PC, ArrayPlus, AViiON, BaseLink, BusiGEN, BusiPEN, BusiTEXT, CEO Connection, CEO Connection/LAN, CEO Drawing Board, CEO DXA, CEO Light, CEO MAILI, CEO Object Office, CEO PXA, CEO Wordview, CEOwrite, COBOL/SMART, COMPUCALC, CSMAGIC, DASHER/One, DASHER/286, DASHER/386, DASHER/LN, DATA GENERAL/One, DESKTOP/UX, DG/500, DG/AROSE, DGConnect, DG/DBUS, DG/Fontstyles, DG/GATE, DG/GEO, DG/HEO, DG/L, DG/LIBRARY, DG/UX, DG/XAP, ECLIPSE MV/1000, ECLIPSE MV/1400, ECLIPSE MV/2000, ECLIPSE MV/2500, ECLIPSE MV/7800, ECLIPSE MV/9500, ECLIPSE MV/10000, ECLIPSE MV/15000, ECLIPSE MV/18000, ECLIPSE MV/20000, ECLIPSE MV/40000, FORMA-TEXT, GATEKEEPER, GDC/1000, GDC/2400, microECLIPSE, microMV, MV/UX, PC Liaison, RASS, REV-UP, SLATE, SPARE MAIL, SUPPORT MANAGER, TEO, TEO/3D, TEO/Electronics, TURBO/4, UNITE, WALKABOUT, WALKABOUT/SX, and XODIAC are trademarks of Data General Corporation.

ECLIPSE MV/9500<sup>™</sup> System Principles of Operation Supplement 014-001855-00

Revision History:

Original Release - March 1990

## **Updating Instructions**

The complete documentation for ECLIPSE MV/9500<sup>TM</sup> Systems Principles of Operation consists of the two-volume set, ECLIPSE<sup>®</sup> MV/Family (32-Bit) Systems Principles of Operation (014-001371) and ECLIPSE<sup>®</sup> MV/Family (32-Bit) Systems Instruction Dictionary (014-001372), and this supplement (014-001855).

To create your copy of the ECLIPSE MV/9500 specific manual, please remove the following pages from the ECLIPSE® MV/Family (32-Bit) Systems Principles of Operation and ECLIPSE® MV/Family (32-Bit) Systems Instruction Dictionary and insert the supplement pages as follows:

Remove (from 014-001371)	Insert (from 014-001855)
_	Title/Notice (before Title/Notice of
	014-001371)
Contents	Contents
Figures	Figures
Tables	Tables
1-17/1-18	1–17 through 1–30
8-1/8-2	8-1/8-2
8-9/8-10	8-9/8-10
8-21/8-22	8-21/8-22
8-25 through 8-28	8-25 through 8-28
8-35/8-36	8-35/8-36
8-59/8-60	8-59/8-60
8-71 through 8-80	8-71 through 8-80
8-93	8-93
A-7/A-8	A-7 through A-9
_	Appendix E
_	Appendix F
_	Appendix G
Index	Index
Front Cover	New Front Cover for 014-001371
	(at end of supplement)
Back Cover	New Back Cover for 014-001371
	(at end of supplement)
Remove (from 014-001372)	Insert (from 014-001855)
None	None

		-

# **Contents**

System Overview
Functional Capabilities
Registers
Fixed-Point Computation
Floating-Point Computation
Stack Management
Program Flow Management
Queue Management
Graphics Management
Device Management
System Management
Memory Management
ECLIPSE 16-Bit Compatible Instructions
Accessing Memory
Current Segment
Other Segments
Memory Reference Instructions
Address Modes
Operand Access
Protection Capabilities
ECLIPSE MV/9500™ Hardware Summary
Main Systems
Central Processing Unit
Memory System
Input/Output System
Power System
Diagnostic Remote Processor
Initialization
Fixed-Point Computing
Binary Operations
Data Formats
Move Instructions
Arithmetic Instructions
Carry Operations
Shift Instructions
Skip Instructions
•
Overflow Fault
Processor Status Register
Logical Operations
Data Formats
Logical Instructions
Bit Manipulation
Shift Instructions
Skip Instructions

	Decimal and Byte Operations Data Formats Move Instructions Arithmetic Instructions Shift Instructions Effective Address Instructions Skip Instructions Data Type Faults Decimal Arithmetic Example	2-15 2-15 2-19 2-20 2-21 2-21 2-22 2-23
3	Floating-Point Computing	
	Data Formats Conversion Instructions Move Instructions Floating-Point Arithmetic Operations Appending Guard Digits Aligning the Mantissas Calculating and Normalizing the Result Truncating or Rounding the Result Storing the Result Arithmetic Instructions Addition Subtraction Multiplication Division Skip Instructions Intrinsic Instruction Set Faults and Status	3-2 3-3 3-4 3-5 3-5 3-6 3-6 3-7 3-7 3-8 3-8 3-9 3-10 3-12
4	Stack Management	
	Wide Stack Operations Wide Stack Registers Wide Stack Base Wide Stack Limit Wide Stack Pointer Wide Frame Pointer Wide Stack Register Instructions Wide Stack Data Instructions Initializing a Wide Stack Wide Stack Faults	4-2 4-3 4-3 4-4 4-4 4-4 4-5 4-7 4-8
5	Program Flow Management	
	Related Instruction Groups  Execute Accumulator  Jump  Skip  Subroutine  Transferring Program Control to Another Segment  Subroutine Call  Subroutine Return  Fault Handling  Fixed-Point Overflow Fault  Floating-Point Faults  Decimal and ASCII Data Faults  Stack Faults	5-2 5-2 5-2 5-2 5-4 5-9 5-14 5-16 5-17 5-18 5-19

6	Queue Management	
	Building a Queue Queue Descriptor Setting Up and Modifying a Queue Queue Examples Queue Descriptor of an Empty Queue Adding a Data Element into an Empty Queue Adding a Data Element at the Head of a Queue Adding a Data Element at the Tail of a Queue Removing a Data Element Queue Instructions	6-2 6-3 6-3 6-3 6-4 6-4 6-4 6-6
7	Graphics Management	
	Graphics Instruction Set  Forms Forms and Bitmaps Local Origin Bounding Rectangle Coordinate System  GIS Data Structures Form Descriptor  Form Attributes Operation Mask and Combination Rule Line Drawing Attributes Character Drawing Attributes Character Fonts Cursor Descriptor Color Descriptors  Form Cache Interrupts  Fault Handling Fixed-Point Overflow	7-2 7-4 7-5 7-6 7-6 7-7 7-9 7-9 7-13 7-13 7-16 7-17 7-17 7-20 7-21 7-21 7-22 7-25
8	Device Management  I/O Communication	8-2 8-3 8-4 8-6 8-7 8-8 8-8 8-9 8-10 8-12 8-17 8-22 8-25 8-29 8-29 8-32 8-33

Integral Devices Central Processor Timing Mechanisms Architectural Clocks Programmable Interval Timer Real-Time Clock Primary Asynchronous Line Input/Output System Control Processor/Program Power Supply Controllers Multiple Central Processing Units Initialization	8-36 8-49 8-49 8-60 8-63
Timing Mechanisms  Architectural Clocks  Programmable Interval Timer  Real-Time Clock  Primary Asynchronous Line Input/Output  System Control Processor/Program  Power Supply Controllers  Multiple Central Processing Units	8-49 8-49 8-60 8-63
Architectural Clocks	8-49 8-60 8-63
Programmable Interval Timer Real-Time Clock Primary Asynchronous Line Input/Output System Control Processor/Program Power Supply Controllers Multiple Central Processing Units	8-60 8-63
Real-Time Clock	8-63
Primary Asynchronous Line Input/Output  System Control Processor/Program  Power Supply Controllers  Multiple Central Processing Units	
System Control Processor/Program  Power Supply Controllers  Multiple Central Processing Units	
Power Supply Controllers	
Multiple Central Processing Units	
Initialization	
Processor State Block	
Memory Views	
I/O Communication	
Multiple I/O Channels	
I/O Interrupt Handling	
Intra-Processor Communication	
Error Codes	8–93
9 Memory and System Management	
D A	9–2
Page Access	
Segment Access and Address Translation	9-2
Segment Base Registers	
Page Frames	
Pagetables	
Address Translation	
Page Access	
Central Processor Identification	
Privileged Faults	9–11
Page Faults	9–11
Protection Violations	
Reserved Memory	9-18
Page Zero	
State Area	9–21
10 ECLIPSE 16-Bit Programming	
•	10-2
ECLIPSE Registers	
ECLIPSE Registers	10-5
ECLIPSE Registers	10-5 10-6
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program	10-5 10-6 10-6
ECLIPSE Registers	10-5 10-6 10-6 10-7
ECLIPSE Registers	10-5 10-6 10-6 10-7 10-7
ECLIPSE Registers	10-5 10-6 10-6 10-7 10-7
ECLIPSE Registers	10-5 10-6 10-7 10-7 10-8 10-8
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program  Expanding an ECLIPSE Subroutine  ECLIPSE Instructions  ECLIPSE Memory Reference Instructions  ECLIPSE Fixed-Point Instructions	10-5 10-6 10-7 10-7 10-8 10-12
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program  Expanding an ECLIPSE Subroutine  ECLIPSE Instructions  ECLIPSE MV/Family Instruction Compatibility  ECLIPSE Memory Reference Instructions  ECLIPSE Fixed-Point Instructions  ECLIPSE Floating-Point Instructions	10-5 10-6 10-7 10-7 10-8 10-12 10-13
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program  Expanding an ECLIPSE Subroutine  ECLIPSE Instructions  ECLIPSE MV/Family Instruction Compatibility  ECLIPSE Memory Reference Instructions  ECLIPSE Fixed-Point Instructions  ECLIPSE Floating-Point Instructions  ECLIPSE Program Flow Instructions	10-5 10-6 10-7 10-7 10-8 10-12 10-13 10-15
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program  Expanding an ECLIPSE Subroutine  ECLIPSE Instructions  ECLIPSE Memory Reference Instructions  ECLIPSE Fixed-Point Instructions  ECLIPSE Floating-Point Instructions  ECLIPSE Program Flow Instructions  ECLIPSE Stack Instructions	10-5 10-6 10-7 10-7 10-8 10-12 10-13 10-15
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program  Expanding an ECLIPSE Subroutine  ECLIPSE Instructions  ECLIPSE Memory Reference Instructions  ECLIPSE Fixed-Point Instructions  ECLIPSE Floating-Point Instructions  ECLIPSE Program Flow Instructions  ECLIPSE Stack Instructions  ECLIPSE Stack Instructions	10-5 10-6 10-7 10-7 10-8 10-12 10-13 10-15 10-16
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program  Expanding an ECLIPSE Subroutine  ECLIPSE Instructions  ECLIPSE Memory Reference Instructions  ECLIPSE Fixed-Point Instructions  ECLIPSE Floating-Point Instructions  ECLIPSE Program Flow Instructions  ECLIPSE Stack Instructions	10-5 10-6 10-7 10-7 10-8 10-12 10-13 10-15 10-16
ECLIPSE Registers  ECLIPSE Stack  ECLIPSE Faults and Interrupts  Expanding an ECLIPSE Program  Expanding an ECLIPSE Subroutine  ECLIPSE Instructions  ECLIPSE Memory Reference Instructions  ECLIPSE Fixed-Point Instructions  ECLIPSE Floating-Point Instructions  ECLIPSE Program Flow Instructions  ECLIPSE Stack Instructions  ECLIPSE Stack Instructions	10-5 10-6 10-7 10-7 10-8 10-12 10-15 10-17 10-17

Α	Register Fields	
	Segment Base Registers  Program Counter  Processor Status Register  Floating-Point Status Register  DCH/BMC Status Registers  CPU Identification  ECLIPSE MV/9500 Supplement	A-2 A-3 A-4 A-5 A-6 A-7 A-9
В	Fault and Status Codes	
	Protection Faults Page Faults Stack Faults UPSC Faults PSC Status and Faults Decimal/ASCII Faults	B-1 B-2 B-2 B-2 B-4 B-6
С	Reserved Memory Locations	
D	Load Control Store Instruction	
	Microcode File and Block Format  LCS Implementation  Microcode Blocks  Error Return  Kernel Functions	D-3 D-4 D-5 D-7 D-8
E	Standard I/O Device Codes	
F	Context Block Formats	
G	Instruction Execution Times	
Glos	ssary	

# **Figures**

_				
	i.	^		_
	8	ч	ч	c

1-1	ECLIPSE MV/Family functional components	1-1
1-2	Fixed-point accumulator	1-3
1-3	Floating-point accumulator	1-4
1-4	Program counter format	1-5
1-5	Logical address space	1-7
1-6	Memory reference instruction word addressing formats	1-10
1-7	Memory reference instruction byte addressing formats	1-11
1-8	Byte pointer format	1-15
1-9	Byte addressing	1-16
1-10	Bit pointer format	1-17
1-11	Bit addressing	1-17
1-12	Major elements of the ECLIPSE MV/9500 system	1-20
1-13	Four-stage instruction pipeline	1-21
1-14	I/O system	1-26
1-15	Diagnostic remote processor	1-29
2-1	Fixed-point two's-complement data formats	2-2
2-2	ECLIPSE compatible shift operations	2-8
2-3	Processor status register format	2-10
2-4	Fixed-point logical data formats	2-12
2-5	Explicit data type indicator	2-15
2-6	Packed and unpacked decimal data	2-18
2-7	Decimal arithmetic example	2-23
3-1	Floating-point data formats	3-2
3-2	Intrinsic instruction set format	3-10
3-3	Floating-point status register format	3-13
4-1	Typical wide stack	4-2
4-2	Wide stack management register format	4-3
4-3	Sample code for initializing a wide stack	4-7
4-4	Example of wide stack operations	4-7
5-1	Illegal and legal skip instruction sequences	5-3
5-2	DO-loop instruction sequence	5-3
5-3	Example of subroutine code for XJSR	5-7
5-4	Wide stack operations from XJSR, WSSVS, and XPEF instructions	5-8
5-5	Wide stack operations from WRTN instruction	5-8
5-6	Gate array format	5-10
5-7	XCALL or LCALL effective address	5-11
5-8	Validating inward segment crossing sequence	5-13
5_9	Wide Return instruction sequence	5-15

#### Figure

6-1	Data elements with user data	6-2
6-2	Format of queue descriptor	6-3
6-3	Queue descriptor for an empty queue	6-3
6-4	Data element added to an empty queue	6-4
6-5	Data element added at head of queue	6-4
6-6	Data element added at tail of queue	6-5
6-7	Data element removed	6-6
7-1	Form data structures	7-4
7-2	Windowing with virtual bitmaps	7-5
7-3	Use of rectangle list	7-6
7-4	Coordinate conversions	7-8
7-5	Vertex of contiguous line segments	7-16
7-6	Effect of line style	7-17
7-7	Types of cursors	7-18
7-8	GIS fault sequence	7-23
7-9	Overdraw condition parameters	7-26
7-10	Overdraw condition parameters for endpoints	7-27
8-1	An ECLIPSE MV/Family system with dual IOCs	8-2
8-2	General I/O instruction format	8-6
8-3	Interrupt sequence	8-11
8-4	Vectored interrupt processing sequence	8-13
8-5	Sequence of actions to conclude interrupt service	8-14
8-6	Vector table	8-14
8-7	Device control table (DCT)	8-16
8-8	DCH/BMC registers	8-25
8-9	CPU/SCP communications sequence	8-69
9-1	Segment base register format	9-3
9-2	Pagetable entry format	9-4
9-3	Indirect and effective logical address formats	9-6
9-4	One-level pagetable translation	9-7
9-5	Two-level pagetable translation	9-8
9-6	Page fault sequence	9-12
9-7	Protection violation sequence	9-16
10-1	ECLIPSE MV/Family registers with applicable ECLIPSE bits	10-4
10-2	ECLIPSE word addressing format	10-8
10-3	ECLIPSE effective addressing	10-9
10-4	ECLIPSE byte addressing format	10-9
10-5	ECLIPSE byte addressing	10-10
10-6	ECLIPSE bit addressing format	10-10
10-7	BTO, BTZ, SNB, SZB, and SZBO bit addressing	10-11
D-1	Microcode file format	D-4
D-2	Microcode block format	D-5

# **Tables**

Table	
1-1 1-2 1-3 1-4 1-5 1-6 1-7	Program counter format  Effective addressing  Word-oriented data  Byte data  Byte pointer contents  Bit pointer contents  Faults
2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 2-21 2-22 2-23 2-24 2-25 2-26 2-27 2-28	Fixed-point two's-complement formats Range of 16- and 32-bit fixed-point numbers (in octal) Fixed-point precision conversion Fixed-point data movement instructions Fixed-point addition instructions Fixed-point subtraction instructions Fixed-point multiplication instructions Fixed-point division instructions Fixed-point division instructions Fixed-point increment or decrement value and skip instructions Carry initializing instructions Fixed-point skip on condition instructions PSR manipulation instructions Processor status register contents Logical Instructions Bit Instructions Bit Instructions Logical shift instructions Fixed-point logical skip instructions Data type indicator description Explicit data types Sign and number combination for unpacked decimal Nonsign-positioned numbers for unpacked decimal Fixed-point byte movement instructions Fixed-point to floating-point conversion and store instructions Edit subprogram instructions Arithmetic instructions Hex shift instructions Load effective address instructions Decimal and ASCII fault codes
3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8	Floating-point data formats description  Floating-point binary conversion instructions  Floating-point decimal conversion instructions  Floating-point data movement instructions  Floating-point addition instructions  Floating-point subtraction instructions  Floating-point multiplication instructions  Floating-point division instructions

Table	
3-9 3-10 3-11 3-12 3-13	Floating-point skip on condition instructions Intrinsic instruction set format description 3. Floating-point intrinsic instructions
4-1 4-2 4-3 4-4 4-5 4-6	Wide stack management register format description Wide stack register instructions Wide stack doubleword access instructions Wide stack return block instructions Standard wide return block Instructions affecting the wide stack
5-1 5-2 5-3 5-4 5-5 5-6 5-7 5-8 5-9 5-10 5-11 5-12 5-13 5-14 5-15 5-16 5-17 5-18 5-19 5-20 5-21 5-22	Jump instructions Skip instructions Standard wide return block Subroutine instructions Sequence of subroutine instructions Segment program control transfer instructions Gate array format description  XCALL or LCALL effective address format description  Faults  Fixed-point fault return block  Wide floating-point fault return block  Narrow floating-point fault return block  Decimal and ASCII fault codes  Wide return block for decimal data fault (type 1)  Wide return block for ASCII data fault (type 2)  Wide return block for ASCII data fault (type 3)  Narrow return block for ASCII data fault (type 2)  Narrow return block for ASCII data fault (type 2)  Narrow return block for ASCII data fault (type 3)  Narrow return block for ASCII data fault (type 2)  Sample
6-1	Queue instructions
7-1 7-2 7-3 7-4 7-5 7-6 7-7	GIS instructions  Form descriptor contents  Rectangle descriptor contents  Form attributes  Combination rules  Cross-hair cursor descriptor  Image cursor descriptor  7
8-1 8-2 8-3 8-4 8-5 8-6 8-7 8-8	General I/O instructions General I/O instruction format description Device flag controls for general devices Device flag tests for skip instruction Vector table contents Device control table contents  I/O instructions for DCH/BMC maps  8 I/O registers  8

8-25

#### Table

8-9	Word/block counter values	8-31
8-10	I/O instructions for the CPU	8-37
8-11	CPU device instructions with I/O channels	8-40
8-12	Instructions affecting the alarm clock	8-50
8-13	Instructions affecting the time-slice timer	8-54
8-14	Instructions affecting the PIT	8-60
8-15	Instructions affecting the RTC	8-63
8-16	I/O instructions for TTI and TTO	8-66
8-17	SCP instructions	8-68
8-18	I/O instructions for the power supply controllers	8-81
8-19	Multiple-processor instructions	8-92
8-20	ECLIPSE MV/Family instructions with multiple-processor functions	8-93
8-21	Error values returned to AC1	8-93
0-21		0 73
9-1	Segment base register format description	9-3
9-2	Pagetable entry format description	9-5
9-3	Logical address format description	9-6
9-4	Instructions that manipulate referenced and modified bits	9-10
9-5	System identification instructions	9-10
9-6	Priority of protection violation faults	9-13
9-7	Protection fault return block	9-15
9-8	Protection fault codes	9-15
9-9	Page zero locations for segment 0	9-19
9-10	Page zero locations for segments 1 through 7	9-20
10-1	Comparison of ECLIPSE 16-bit and ECLIPSE MV/Family registers	10-3
10-2	Standard ECLIPSE (narrow) return block	10-5
10-3	Alterations to ECLIPSE subroutines	10-7
10-4	ECLIPSE word addressing format description	10-9
10-5	ECLIPSE byte addressing format description	10-9
10-6	ECLIPSE bit addressing format description	10-11
10-7	ECLIPSE fixed-point computing instructions	10-12
10-8	ECLIPSE floating-point computing instructions	10-13
10-9	ECLIPSE program flow management instructions	10-15
10-10	ECLIPSE stack management instructions	10-16
A-1	Registers and contents	A-1
A-2	Segment base register contents	A-2
A-3	Program counter format for ECLIPSE MV/Family programs	A-3
A-4	Program counter modified by ECLIPSE 16-bit instructions	A-3
A-5	Processor status register contents	A-4
A-6	Floating-point status register contents	A-5
A-7	I/O channel status register contents	A-6
A-8	I/O channel mask register contents	A-6
A-9	I/O channel definition register contents	A-7
B-1	Protection fault codes	B-1
B-2	Page fault codes	B-1 B-2
B-3	Stack fault codes	B-2 B-2
в-3 В-4	UPSC fault codes	B-2 B-2
B-5	PSC status and fault codes	B-2 B-4
в-3 В-6	Decimal/ASCII fault codes	B-4 B-6
D_0	Decimal/Asch laun cours	D-0

#### Table

C-1 C-2	Page zero location for segment 0	C-2 C-3
D-1	Microcode file format blocks	D-3
D-2	Words used in the microcode block format	D-5
D-3	Title block format	D-5
D-4	End block format	D-6
D-5	Combined action of End block data words 1 and 2	D-6
D-6	Code block format	D-6
D-7	Fill block format	D-7
D-8	Comment block format	D-7
D-9	Revision block format	D-7
D-10	Error codes returned to AC0	D-8
E-1	Standard I/O device codes	E-1
F-1	Context block format	F-2
G-1 G-2 G-3	Adjusting memory references  Adjusting any instruction	G-1 G-1 G-4




Figure 1-10 Bit pointer format

The processor uses the *acs* accumulator contents to calculate an effective address. If a bit instruction specifies the two accumulators as the same accumulator, then the base word address is zero in the current segment.




Figure 1-11 Bit addressing

### **Protection Capabilities**

While executing an instruction, the processor checks the validity of a memory reference or an I/O operation (protection violation), a page reference (nonresident page), a stack operation, a computation, and a data format. Table 1–7 lists the validity checks (or faults).

Table 1-7 Faults

Fault	Туре	
Nonresident page	Privileged	
Protection violation	Privileged	
Stack operation	Nonprivileged	
Fixed-point computation	Nonprivileged	
Floating-point computation	Nonprivileged	
Invalid decimal or ASCII data format	Nonprivileged	

If the processor detects an error, a nonprivileged or privileged fault occurs before the next instruction is executed. A nonprivileged fault occurs when the processor detects a computation error. The processor limits I/O access on a per ring basis, and limits memory access using a hierarchical protection mechanism. For instance,

- Before executing an I/O instruction, the processor checks the I/O validity flag in the current segment.
- Before executing a memory reference instruction, the processor checks the validity of the reference.

The processor executes an I/O or memory reference instruction when validity checks permit the access. Otherwise, the processor initiates a protection violation. Thus, an operating system can restrict access to the devices to specific segment(s).

Accessing and changing a protection mechanism requires a privileged instruction (executable only in segment 0) or data access, typically controlled by the operating system. Refer to the chapter, "Program Flow Management," for further details on servicing a nonprivileged fault.

A privileged fault occurs when an operation is not permitted by the address translation mechanism (page not resident, I/O protection) or by the ring structure (privileged instruction, outward call). Refer to the chapters, "Memory and System Management" and "Program Flow Management," for further details on servicing a privileged fault.

### ECLIPSE MV/9500™ Hardware Summary

This summary describes the ECLIPSE MV/9500™ computer system and its initial processor conditions

The ECLIPSE MV/9500 computer implements the 32-bit processing power of the ECLIPSE MV/Family architecture and is organized as a single-board assembly as shown in Figure 1-12. This board, referred to as the system board, consists of a microMV processor, memory control unit (MCU), system cache, system clocks, input/output controller, and diagnostic remote processor (DRP). These subsystems are interconnected by the system bus.




Figure 1-12 System Board Organization

The system processing unit consists of a microMV processor, a system clock generator, a system cache, and a transceiver interface to the system bus.

The input/output subsystem is based on an input/output controller (IOC), an I/O address MAP RAM, a real-time clock (RTC), a programmable interval timer (PIT), and architectural clock circuits.

The diagnostic subsystem consists of a diagnostic remote processor (DRP), DRP macrocode RAM/ROM, a time-of-day (TOD) clock, and an asynchronous interface to a remote diagnostic modem line and system console.

#### microMV Processor

The microMV processor is a custom-design, high-density, CMOS VLSI microprocessor chip that provides the processing power for the ECLIPSE MV/9500 computer system. Essentially, the microMV is a microcode-controlled, 32-bit central processing unit (CPU) that processes instructions, generates logical addresses, translates logical addresses to physical addresses, and performs arithmetic and logical data manipulation.

The microMV processor runs at a 15-megahertz rate, giving a single-cycle instruction time of 66.67 nanoseconds. The microMV executes the standard ECLIPSE MV/Family 32-bit instruction set. An internal 64-bit wide data bus provides the data link between microMV elements. A 32-bit wide address bus provides physical memory addressing up to 4.3 gigabytes. An internal 2-kilobyte cache provides fast-access interim storage, direct mapped, and with automatic write-through to system memory. The microMV has four inputs for receiving interrupts. Three of these inputs are maskable; the other is nonmaskable. The microMV also incorporates the time-slice timer portion of the system's architectural clocks. The microMV's instruction set supports system configurations with multiple microMVs operating in parallel.

#### **Major Processor Elements**

As shown in Figure 1–13, the microMV consists of the following:

- A four-stage instruction pipe (IP) for fetching and decoding instructions.
- A microsequencer for controlling execution of microinstructions read from a ROM-based control store. A patch control store RAM provides supplemental storage for updating the control store code.
- An instruction/data cache (IDC) for high-speed, temporary storage of instructions and data.
- An address generation unit (AGU) for logical address generation.
- An address translation unit (ATU) for logical-to-physical address translation.
- An arithmetic logic unit (ALU) for data manipulation.
- Floating-point assist hardware for executing floating-point instructions.
- An address/data interface that provides interface with external buses.




Figure 1-13 Major Elements of the microMV Processor

#### Instruction Pipe

The instruction pipe (or pipeline) is the instruction processing facility of the microMV. Essentially, it implements a process called *pipelining* wherein instructions undergo simultaneous decoding and execution. Before an instruction is actually executed, the appropriate starting microcode address is found. The instruction may also contain a logical address to be resolved or immediate data to be extracted. To perform these tasks, the instructions move through the pipeline in various stages of decoding. At the last stage of the pipeline, the instructions execute in a minimum number of CPU cycles, due to the preprocessing which occurs in the previous stages.

Figure 1-14 shows the four stages of the pipe and identifies the processing that occurs in each stage. As the fourth pipeline stage executes an instruction (N), the third stage calculates the effective address for the following instruction (N+1), the second stage decodes the subsequent instruction (N+2), and first stage fetches another instruction (N+3), putting it into the instruction queue.




Figure 1-14 Four-stage instruction pipeline

Looking at the pipe operation starting at the beginning, in stage 1, the pipe prefetches four words from the instruction stream and loads them into input latches. It then feeds each instruction through decode logic and into an instruction queue. The decode logic reformats the instruction into a starting address to the appropriate microroutines. As one instruction passes to the microsequencer for the beginning of the execution phase, others are in various stages of decoding. The instruction queue maintains a queue of the next two sequential instructions after the current instruction.

#### Microsequencer

The microsequencer operates from a read-only control store, which provides microcode for driving the instruction processing. The control store is based in ROM and stores 3K microwords, 64-bits wide. An additional storage area (16 by 64), referred to as the patch control store RAM, or patch memory, stores information for updating the microcode stored in ROM. During the start-up booting, the system loads the microcode update information into the patch memory. These microwords are used in place of microcode words that are to be fixed. Loading from a peripheral simplifies microcode changes and updates.

The microMV processor operates at a microinstruction cycle time of 66.67 nanoseconds. As each microinstruction executes, the output of its control fields drives the remaining chip elements to execute the originally fetched, assembly-level instruction and to keep the pipeline operating. If a microword is flagged as being invalid, the system uses code from the patch memory to complete the instruction.

#### **Address Generation Unit**

When memory reference instructions are in the pipeline, the address generation unit (AGU) calculates their effective logical addresses. In turn, it passes the logical addresses to the address translation unit which begins to convert the logical addresses to physical addresses.

When the processor accesses memory, the AGU provides an additional level of pipelining. By computing the logical addresses, the AGU permits the processor to overlap operand fetches with instruction execution, which accelerates the execution process. The AGU also maintains the processor's stack pointers.

#### **Address Translation Unit**

The address translation unit (ATU) performs the logical-to-physical address conversion. To efficiently implement this conversion, the ATU contains its own cache together with protection and pagetable-access logic. The ATU performs all hardware checks required by the protection system. Access, page, and ring-crossing validations are among the types of hardware checks. If any of these checks fail, the address translator initiates a page or protection fault to the operating system.

The ATU cache stores the most recently used address translations along with the associated page-reference bits used by an operating system for virtual memory management. The cache contains 32 address translations for segments 0 through 7, in addition to associated protection information.

As each conversion transpires, the ATU halts the microsequencer if the needed translation information is not present in its cache. When this occurs, the ATU uses a pagetable look-up mechanism to access the physical address. The ATU also sets the appropriate reference/modify bits for the memory operation. Then it loads the address into the ATU cache, and microinstruction execution proceeds.

#### **Arithmetic Logic Unit**

The arithmetic logic unit (ALU) performs the data manipulation required to execute most arithmetic— and logic—class instructions that deal with fixed—point data. It also supplies memory and I/O data to executing programs via its accumulators.

The ALU itself is supported by two other units: a shifter and a multiplier. The shifter performs operations such as shift-and-rotate. The multiplier is a 2-bit string multiplier for multiplication operations.

The ALU contains four 32-bit, fixed-point accumulators; four 64-bit floating point accumulators; the processor status register; the floating point status resisters, and several general registers for internal use.

#### Floating Point Assist

For floating-point calculations, the microMV performs the calculations using special microcode routines. The floating point assist hardware aids in exponent sign compare, normalization, and error detection.

#### Instruction/Data Cache

The internal instruction/data cache provides a high-speed, temporary storage buffer for the processor. Data enters the 2-Kbyte cache from main memory as the program calls for it. The processor then executes the program directly using the cached data. It can read data from the cache within its 66.67-nanosecond cycle time.

Within the cache, memory is organized into 16-byte blocks. Each block directly maps to a block in main memory, overlapping every 2 Kbytes. A tag store contains the corresponding main memory address for each block. The tag store contains a validity flag indicating whether or not the data within the cache block is valid. The tag store monitors access to cached data from within the processor and also monitors accesses from other processors and I/O devices.

The instruction/data cache uses a technique called write through. Whenever data in the cache is modified by the CPU, the corresponding main memory location is also updated. This procedure ensures that other devices on the system bus will read only current data from main memory. If another device updates a main memory location that is also in the data cache, the tag store monitoring the system bus will invalidate the corresponding cache block. When the CPU accesses data within that block, the cache will first read in the updated block from main memory.

Once data is brought into the cache, it remains there until invalidated or overwritten by another block.

#### Address/Data Interface

The address/data interface (ADI) circuits provide interfacing to externally implemented address/data buses, linking the microMV to other system elements. Memory addresses transfer over a 32-bit, bidirectional address bus, and system data over a 64-bit data bus. The address/data buses are supported by associated control signal lines. The maximum bandwidth for the buses is 60 megabytes per second.

#### **Memory Support**

The microMV supports physical memory addressing for 4.3 gigabytes of external memory.

#### **Multiple Processor Support**

The microMV implements the ECLIPSE MV/Family instructions supporting multiple processors in a tightly coupled multiprocessor system. These instructions allow for individual control of the processors, status checks, and cross interrupts. Refer to the chapter, "Device Management" for multiple-processor programming information.

#### Input/Output Support

The microMV implements the ECLIPSE MV/Family I/O instructions supporting communications with peripherals on the I/O channels — either individually on one I/O channel or simultaneously on multiple I/O channels. For further information, refer to the chapter, "Device Management."

#### **Architectural Clock Support**

The microMV implements the architectural clock time-slice timer function. This is a count-down timer that causes a time-slice fault to occur when a specified time slice expires.

#### **Architectural Clocks**

The term architectural clocks encompasses three clocks: a time-slice timer, an alarm clock, and a boot clock. The time-slice timer, implemented within the microMV, is a count-down timer that causes a time-slice fault to occur when a specified time slice expires. The alarm clock, implemented within the IOC circuits, is a time-of-day (TOD) clock with an alarm for generating an I/O interrupt. The boot clock, implemented by the

DRP, can be read after powerup to provide the time in hours, minutes, seconds, day, date, and year. (Also see PIT and RTC.) For further information on architectual clocks, refer to Chapter 8.

#### PIT and RTC

The system clocks are software accessable timers. The system programmer can select from the architectural clocks (see microMV processor) or a combination of the programmable interval timer (PIT) and the real time clock (RTC).

The PIT is an independent time base that is set to initiate program interrupts at fixed intervals. The RTC generates low-frequency I/O interrupts for performing time calculations independent of system timing. A gate array on the system board implements the PIT and RTC.

#### System Cache

The system cache is essentially 64-kilobytes of high-speed memory supporting the microMV processor's performance. It provides interim storage for 4K blocks (64-bits wide, two quad-words per cache block) of data copied from system memory. The cache provides fast-access interim storage, direct mapped and with automatic write-through to system memory. A 64-bit wide data bus and a 32-bit wide address bus (with physical addressing up to 4.3 gigabytes) provide the communications link between the cache and the microMV processor.

A cache update mechanism maintains cache coherency with system memory. It also works closely with the microMV processor's internal 2K cache. If another device writes data to a physical memory address, the system cache informs the microMV processor so that it can invalidate its entry. A write to system memory will overwrite the data in the system cache. The system cache has a 1 cycle (66.67 nanoseconds) read/write access time on a cache hit.

#### **System Memory**

The system memory provides the physically addressed memory storage for the computer. It consists of a memory control unit (MCU) on the system board and up to four memory modules that connect to the system board.

#### **Memory Control Unit (MCU)**

The MCU provides timing, error checking and correction, dynamic RAM refresh and sniffing, and memory control. A single gate array implements the MCU functions. It controls addressing and data accesses to the dynamic memory arrays and also performs the error checking and correction for the 64-bit wide bus data. The ERCC facility corrects both single- and double-bit errors (except for double-bit soft errors).

The MCU can access memory in four ways: quad-word read, quad-word write, block read, and read-modify write.

#### **Memory Modules**

The memory modules are daughter boards that connect to the system board via connectors. The modules consists of arrays of dynamic RAMs controlled by the memory control unit (MCU). Functionally, the memory arrays connect to the system bus through a set of latches and transceivers associated with the MCU. Each memory module provides either 8 or 32 megabytes of physical memory depending on whether 1– or 4–megabit RAM chips are used. Both capacities of modules may be mixed in a system. With a maximum of four memory modules, the total memory capacity per system ranges from 32 to 128 megabytes, depending on the capacity of the RAM chips used. The memory cycle time for read/writes is 333.33 nanoseconds.

#### **Diagnostic Remote Processor (DRP)**

The diagnostic remote processor (DRP) is an 8-bit microprocessor that drives system powerup, initialization, and diagnosis of both hardware and software problems. It also generates the boot clock portion of the system's architectural clocks. The DRP is supported by power-up code, boot clock, and system control program (SCP). The DRP connects to the system bus through the I/O controller.

#### System Bus

The system bus is an address/data bus allowing communications between the main subsystems elements. The bus is internal to the system board and consists of a 32-bit, bidirectional address bus and a 64-bit data bus and associated control signals. The bus supports multiple requestors and an address space of up to 4.3 gigabytes. The maximum bandwidth for the bus is 60 megabytes per second.

#### I/O Controller (IOC)

The I/O controller (IOC) subsystem acts as an intermediate I/O processor, handling data transfers between the I/O device controllers and the microMV or system memory. These communications take place over two separate I/O interface buses: the burst multiplexor channel (BMC) for high-speed block-oriented devices, and the I/O bus for medium-speed data channel devices and low-speed programmed I/O devices. These buses connect to the various I/O controller cards in the card cage. The I/O subsystem also connects directly to the system bus.

Two gate arrays provide basic IOC functions, such as PIO decoding, addressing, parity checking, DCH and BMC bus generation, input/output buffering, data alignment, and upstream map loading. Additional circuits include the I/O map RAM, the alarm clock oscillator, external bus drivers/receivers, and an external PIO pulse decoder.

#### Input/Output Subsystem

Figure 1–15 illustrates the input/output (I/O) subsystem for the ECLIPSE MV/9500 computer. The primary responsibility of the I/O subsystem is to handle all communication with the system peripherals. Two buses, the ECLIPSE I/O bus and the burst multiplexor channel (BMC) bus, carry the communicated data.




Figure 1-15 I/O system

The burst multiplexor channel supports high-speed devices, such as disks and tapes, with direct-memory-access transfers of block-oriented data. The BMC operates at a bandwidth of 11.7 megabytes per second for input from the device and 10.9 megabytes per second for output to the device.

The I/O bus supports medium— and low—speed devices. It provides a data channel facility to support medium—speed devices with direct—memory—access transfers of single words or variable—length blocks of data. The data channel facility of the I/O bus operates at two different bandwidths: normal for transfers within the system chassis, and extended (also referred to as slow data channel) for transfers to an expansion chassis. The normal bandwidth data channel operates at 2.31 megabytes per second for input and 1.43 megabytes per second for output. The slow data channel bandwidth operates at 1.67 megabytes per second for input and 1.0 megabytes per second for output. Data channel controller boards inserted into some slots of the main chassis and into any slot of the first expansion chassis, operate at the extended bandwidth. Data channel controller boards inserted into certain slots of the main chassis and into any slot of the second expansion chassis, operate at normal bandwidth. Refer to the configuration guide for the ECLIPSE MV/9500 system for information on device controller slot assignments.

The I/O bus provides a programmed I/O facility for low-speed transfers of information (instructions, commands, status, or bytes) between a device and an accumulator in the CPU. These transfers are instrumental in setting up the parameters for transfers on the higher speed channels. (Device controllers on the BMC bus also connect to the I/O bus for device setup and data transfer initiation.) The ECLIPSE MV/9500 computer executes all ECLIPSE 16-bit programmed I/O instructions exactly as ECLIPSE 16-bit systems (such as, the ECLIPSE C/350 systems).

For further information, refer to the chapter, "Device Management."

#### **Communications Controllers**

ECLIPSE computers support a wide range of intelligent communications and network controllers that function as full I/O processors. These independent processors include the following:

- Intelligent asynchronous controllers.
- Intelligent synchronous controllers.
- Multicommunications processors.
- Intelligent LAN controllers.
- Intelligent computer-to-PBX (private branch exchange) interfaces.

Each controller is microprocessor based with local memory and industry-standard line interfaces. These I/O processors connect to the I/O bus of the input/output system. They use a cross-interrupt facility for direct communication with the CPU. Data transfers take place to and from main memory via the data channel facility. Refer to the chapter, "Device Management." Also refer to the appropriate communications controller manual for programming information specific to a device.

For information on configuring ECLIPSE I/O controllers into an ECLIPSE MV/9500 computer system, refer to the manual, Configuring Your ECLIPSE MV/9500 $^{\text{TM}}$  Computer System.

#### **Power System**

The power system includes a microprocessor-based controller, called the universal power system controller (UPSC), a voltage nonregulated unit (VNR), a dc-to-dc regulator unit, and optionally, a battery backup unit (BBU).

The UPSC brings up power to the system in a specified sequence and, once power is up, monitors and manages power parameters. Further, to prevent system failures resulting from random ac-line dropout conditions, the UPSC supplies a powerfail/auto-restart facility that allows the system to recover automatically. During power outages, the battery back-up units supply dc power to the CPU chassis and the expansion chassis for up to 2 minutes, giving the operating system time to prepare for an orderly shutdown.

During operations, the UPSCs also check for blower failures and excessive power supply and cabinet temperatures, and can interrupt the CPU to report critical failure conditions.

Refer to the chapter, "Device Management," for programming information for the PSCs.

The system console terminal (typically a basic character display terminal or hard-copy console) connects directly (through pins on the backplane) to an asynchronous communications port on the diagnostic remote processor. The system console normally consists of a keyboard and either a CRT display or a character graphics printer.

The system console terminal is the operator's interface to the system. It provides a convenient way to enter commands that start, stop, and modify the system, as well as receive status and error messages. It is also the interface through which the operator implements the system control program.

Refer to the chapter, "Device Management," for programming information on the primary asynchronous line.

#### **Control Panel**

The control panel contains several mechanically operated switches that control the operation of the computer. In addition to the main on-off power switch, there are other switches for system boot and reset, console reset, and lock. The front panel also has three discrete LEDs that supply status information. For detailed information on the operation of the front panel, refer to Starting ECLIPSE MV/9500™ Computer Systems.

#### **Additional facilities**

The ECLIPSE MV/9500 computer system provides the following additional facilites:

#### System Control Program

The system control program (SCP) is a ROM-based operating system that runs on both the DRP and the CPU. During full operation, the SCP allows the system operator to load, examine, and modify main memory, and to step through the instructions of a program.

For further information, refer to the manual, *Using the ECLIPSE MV/9500*  $^{\text{TM}}$  *System Control Program*. Also refer to the chapter, "Device Management," for programming information on the SCP.

#### **Error Detection and Logging**

Most errors are detected by the CPU. The CPU passes the error information to the DRP through programmed I/O commands. For correctable errors, the CPU notifies the DRP and continues operation. For uncorrectable errors, the CPU notifies the DRP, suspends normal operations, and enters SCP mode. The SCP then attempts to display a message indicating the nature of the error.

When the DRP receives an error message, it records the message in RAM. Each recorded error is time stamped from the time-of-day clock as it is logged. In addition, the DRP keeps track of the frequency of certain correctable memory errors. Through this logging procedure, the operating system tracks correctable errors. The error logging procedure also provides service personnel with important information about both correctable and uncorrectable errors.

#### **Diagnostic Troubleshooting**

The DRP, in combination with diagnostic software, supplies system engineers and service personnel with diagnostic capabilities. Since the DRP has its own separate processor, it can perform certain diagnostic functions independently of the status of the CPUs.

#### **Remote Diagnostic Communications**

In addition to the standard system console interface, the DRP and associated circuits provide a remote access console (RAC) facility. The RAC interface can connect to either a locally installed service console or via a modem to a remote service site. The full set of system console functions is available over the modem, including remote access to the SCP processor.

Another asynchronous port can connect to both a user terminal and an intelligent asynchronous controller, such as an IAC/16. This port enables the modem to communicate with the CPU through a standard IAC connection. It also allows individuals using the modem and the user terminal ports to send messages to each other.

The remote diagnostics facility allows Data General's staff of system engineers to diagnose hardware and software system problems off site.

#### **System Console**

The system console terminal (typically a basic character display terminal or hard-copy console) connects directly to an asynchronous port associated with the DRP on the system processor board.

The system console terminal is the operator's interface to the system. It provides a convenient way to enter commands that start, stop, and modify the system, as well as receive status and error messages. It is also the interface through which the operator implements the system control program.

Refer to the chapter, "Device Management," for programming information on the primary asynchronous line.

#### Initialization

The processor assumes the physical mode when the processor first powers up, or after a system reset from either the front panel System Reset switch or the SCP Reset command. When either occurs, the processor

- Disables logical address translation, making logical and physical addresses equal.
- Disables the logical address translation protection system.
- Disables error reporting through the SCP interface.
- Disables interrupts.
- Clears bits 3, 4, 7, 8, and 14 of the I/O channel definition register.

The ECLIPSE I/O bus handles both programmed I/O (PIO) and data channel (DCH) transfers within the system. Programmed I/O transfers 1 byte or word at a time between the CPU's accumulators and I/O devices. These transfers are instrumental in setting up the parameters of the transfers for the higher speed channels. Data channel transfers blocks of data between memory and peripheral devices.

End of Chapter



8

# **Device Management**

The processor supports devices that transfer data using a slow-, medium-, or high-speed transfer rate. With a programmed I/O facility, the processor transfers 1 or 2 bytes of data between a device and an accumulator. With a data channel I/O facility, the processor transfers words or blocks of words between a medium-speed device and memory. With a burst multiplexor channel I/O facility, the processor transfers bursts of data between a high-speed device and memory. Note that an MRC and a job processor communicate through message passing. For MRC I/O programming information, contact your Data General sales representative.

For instance, a slow-speed asynchronous line controller transfers data with the programmed I/O facility. Medium-speed devices, such as line printers and magnetic tapes, transfer data with the data channel (DCH) I/O facility. The high-speed disk drives and high-speed magnetic tape drives transfer data with the burst multiplexor channel (BMC) I/O facility.

Devices are either external or internal to the computer.

- External devices are those peripherals residing on either the I/O bus or BMC with communications generally handled through a device controller (such as disk drive and magnetic tape units, printers, and terminals).
- Internal devices are those which are integral to the computer and accessible directly by the processor without the necessity of communicating through a device controller (such as the CPU, real-time clock, programmable interval timer, system control processor).

Depending upon the operating system, a device is usually accessed through a system call to an operating system. This chapter presents basic information to assist in reading and writing an interrupt or device handler routine. The chapter first provides general information pertinent to all devices: device access, I/O instructions, and interrupts. It then discusses the data channel and burst multiplexor channel, device controllers in general, and writing device handler routines to support external peripherals. The chapter concludes with information on integral (internal) devices. For descriptions of the structure, functions, signals, and timing characteristics of the I/O buses, refer to the machine–specific interface designer's guide.

#### I/O Communication

A peripheral generally consists of one or more devices and a device controller. Communication between the processor and a device is through the device controller using one or more of the I/O facilities (programmed, data channel, burst multiplexor channel). An intermediary for some ECLIPSE MV/Family systems is an I/O channel controller (IOC). An IOC manages access to an I/O channel with each IOC maintaining its own set of buses (generally both a data channel and a burst multiplexor channel). Figure 8–1 shows an ECLIPSE MV/Family system with dual I/O channel controllers.




Figure 8-1 An ECLIPSE MV/Family system with dual IOCs

The I/O bus is shared by all the device controllers as well as by the computer, while the BMC bus is shared only by the computer and device controllers that incorporate the BMC facility. The I/O bus connects in parallel to each DCH and BMC device controller in the system; the BMC connects in parallel to each device controller that uses the BMC facility. Since these buses are shared they are, by necessity, half-duplex buses with only one operation occurring at any one time. However, an operation can be occurring simultaneously on each bus.

The direction of all I/O transfers is relative to the computer. *Output* refers to information moving from the computer to a device controller; *input* refers to information moving from a device controller to the computer.

once with a **MSKO** instruction using a mask contained in an accumulator. (Each device controller is assigned by its hardware to a bit position in the mask. Mask bit assignments for standard device controllers are given in the machine–specific supplement.) When a **MSKO** instruction executes, each device controllers' interrupt disable flag is set to the value of the assigned bit of the mask (a value of 1 disables the device from posting an interrupt to the processor; a value of 0 enables the posting of an interrupt). Following powerup, or when a reset occurs, all interrupt disable flags are set to 0.

To service an interrupt, the processor first determines the action to take on the currently executing instruction, next redefines the interrupt mask, and finally services the interrupt request. The section, "Processor Interrupt Servicing," explains the processor's actions to transfer program control to the interrupt handler, and then to the interrupt service routine.

# Instruction Interruption

Most instructions that require only a minimum of processor execution time are noninterruptible. For instructions that require more execution time, the processor (if required) interrupts the executing instruction, updates the accumulators, and services the interrupt. If the instruction must continue where it left off (resumable instruction), the processor also sets the processor status register interrupt resume flag (IRES) to 1. After servicing the interrupt, the processor either restarts or resumes the interrupted instruction.

NOTE: Some processors use nonmaskable interrupts (NMIs) to control internal processor events. NMIs are not masked by the state of ION. Thus, any instruction that is interruptable (such as WBLM) produces undefined results if the instruction overwrites the executing opcode, regardless of the state of ION. An NMI causes the execution of the instruction to be stopped, and then resumed with updated accumulator values. If the instruction (WBLM) overwrites itself, then the opcode may no longer be available when the instruction is resumed.

ECLIPSE MV/Family processors set the processor status register bit 2 (IRES) to 1 when an interrupt occurs during execution of a resumable instruction. The processors also set PSR bit 3 (IXCT) to 1 if the interrupted instruction was executed by a Pop Block and Execute (PBX) instruction.

NOTE: When an interrupt occurs during a segment crossing, the saved program counter points to the first instruction of the called procedure.

# **Processor Interrupt Servicing**

To service an interrupt request (Figure 8-3), the processor

- 1. Sets ION to 0.
- 2. Determines if the address translation facilities are enabled.

If address translation is enabled, the processor continues with step 3.

If address translation is disabled, the processor gets the interrupt handler pointer from physical location 1<sub>8</sub> and continues with step 7.

Refer to the chapter, "Memory and System Management," for information on enabling and disabling the address translation facilities.

- 3. Stores the current stack register values in the respective page zero locations of the current segment.
- 4. Changes the current segment of execution to segment 0.
- 5. Initializes the wide stack using the values from page zero locations of segment 0.
- 6. Fetches the interrupt handler pointer from word  $1_8$  of reserved page zero memory for segment 0.
- 7. Resolves the effective address of the interrupt handler.
- 8. Examines the first word of the interrupt handler, which may be one of the following types:
  - Type 1 an ECLIPSE MV/Family 32-bit processor instruction.
     A 32-bit processor instruction contains bit 0 equal to 1 and bits 12-15 equal to 1001<sub>2</sub>.
  - Type 2 an ECLIPSE 16-bit instruction.
     Instructions other than XVCT or type 1 are identified as ECLIPSE 16-bit instructions.
  - Type 3 a vector interrupt (XVCT) instruction.
- 9. Stores the return address in the following locations (according to instruction type):
  - Type 1 Logical locations  $2_8$  and  $3_8$  of segment 0.
  - Type 2 Location 0 of segment 0.
  - Type 3 The vector stack (as part of the return block) for the XVCT instruction, during the vector interrupt processing.
- 10. Jumps indirectly (according to instruction type) as follows:
  - Type 1 To the immediate interrupt handler and executes the type 1 instruction as the first instruction of the handler.

A jump instruction (LJMP or XJMP) can be used to jump indirectly through the return address in order to return from the interrupt handler.

- Type 2 To the ECLIPSE interrupt handler and executes the type 2 instruction as the first instruction of the ECLIPSE interrupt handler.
- Type 3 To the vectored interrupt handler (through word 7<sub>8</sub> of page zero for segment 0) and executes the XVCT instruction. The next section describes vectored interrupt processing.

The last instruction of the vectored interrupt handler should be a wide restore from vector interrupt instruction (WRSTR), which pops the wide return block from the vector stack.

# **Transfer Sequence**

The entire I/O transfer sequence is synchronized by clock signals generated by the respective bus controller (BMC or DCH). For timing information, refer to the machine-specific interface designer's guide. The actual transfer sequence is a two-way communication between the bus controller and the device controller that proceeds as follows.

When a device controller has a word or block of data ready for transfer to memory or wants to receive data from memory, it issues a request to its respective bus controller. If the device controller has bus priority and no other controllers are active on that channel, the bus controller begins the cycle by acknowledging the device controller's request. The acknowledgment signal causes the device controller to send the bus controller the starting memory address and the direction of the transfer. Intelligent device controllers may also send the type of transfer (data or map load), and BMC device controllers may also specify the mode of addressing (physical or logical) for the transfer.

Following the receipt of the address, the data itself is transferred in the specified direction on the appropriate bus.

Each time a data transfer is completed, the interaction between the bus controller and the device controller is over. The device controller carries out any tasks necessary to complete the data transfer, such as transferring the data to the device itself for an output operation.

As each word (or word of a burst) is transferred, the device controller increments its memory address register to point to the next memory location. If the word/block counter is used as a

- Word counter, the device controller also increments the counter as each word (or word of a burst) is transferred.
- Block counter, the device controller increments the counter only when each block has been transferred.

When the word/block counter becomes 0, the device controller typically terminates further transfers, sets its Busy flag to 0 and its Done flag to 1, and initiates a program interrupt request.

If the counter is not yet 0, the device controller continues the operation, issuing another request when it is ready for the next transfer.

# **Device Maps and Data Transfers**

A device memory allocation and protection (MAP) feature provides allocation of memory for I/O access. The MAP allows physical memory to be allocated in 2-kilobyte blocks (pages). During I/O operations, these pages are selected with a logical address that the MAP translates into a physical address for accessing memory.

The DCH or BMC facility uses a device map in either unmapped or mapped mode.

- In unmapped mode, the processor passes the word address directly to memory, as a physical address. You can use the load physical address (LPHY) instruction to translate a logical address to a physical address and store it in an accumulator. (The logical address must point to a current or higher number segment.) Then, send the physical address to the device, using an I/O instruction.
- In mapped mode, the processor uses the device map and the word address to translate the most significant bits of the logical address to a physical page number. The processor then concatenates the physical page number to the 10 least significant bits of the logical address to form the physical address.

Some I/O device controllers can load their own mapping information. Both the DCH and BMC allow device controllers to load their own map locations (slots). This is called "upstream map loading." (Map slots for device controllers that do not include this provision are loaded by program control.)

Upstream map loading is performed by the device controller requesting access to its respective bus controller. When access is granted, the device controller specifies a map load operation along with a map slot address, and then proceeds with the transfer as previously described. The data transferred to the respective channel bus controller is placed into the I/O map on the respective bus controller rather than being transferred into memory.

Table 8-7 lists the I/O instructions that affect a device map (a DCH map or BMC map).

NOTE: Loading a data channel map from a device while DCH mapping is disabled (bit 14 of the I/O channel definition register is set to 0) will produce undefined results.

Table 8-7 I/O instructions for DCH/BMC maps

Instruction	Operation
CIO, CIOI	Returns BMC/DCH status or loads map slots from accumulators ( $^{1/}_{2}$ slot at a time).
IORST *	Sends a reset signal to all devices on all I/O channels to clear their states and turns off DCH and BMC mapping (clears bits 3, 4, 7, 8, and 14 of the I/O channel definition register).
WLMP	Loads BMC/DCH map slots from memory (as a block of doublewords).
LPHY	Translates a logical address to a physical address, loading the result into an accumulator (for use in the unmapped mode).

<sup>\*</sup> ECLIPSE compatible instruction

The CIO, CIOI, and WLMP instructions initiate DCH/BMC map loads and return status information when in mapped mode. Use the LPHY instruction for map loads in unmapped mode. The DCH or BMC sets its Busy flag to 1 when a map load or read is in progress. Neither channel has a Done flag, and the channels never cause program interrupts.

# **DCH/BMC Registers**

ECLIPSE MV/Family systems contain 512 DCH slot registers and 1024 BMC slot registers. These slot registers and the I/O channel registers are numbered from 0 through 77778, as depicted in Figure 8–8 and explained in Table 8–8. The DCH and BMC map registers contain page number and access information. The I/O channel registers contain status and control information which affect DCH and BMC maps and data transfers. The figures and tables that follow describe the formats for each of the registers.




Figure 8-8 DCH/BMC registers

Table 8-8 I/O registers

Registers (Octal)	Description
0000-3776	Even-numbered registers are the most significant half of BMC map slots 0-1777.
0001-3777	Odd-numbered registers are the least significant half of BMC map slots 0-1777.
4000-5776	Even-numbered registers are the most significant half of DCH map slots 0-777.
4001-5777	Odd-numbered registers are the least significant half of DCH map slots 0-777.
6000	I/O channel definition register.
6001-7677	Reserved.
7700	I/O channel status register.
7701	I/O channel mask register.
7702	CPU dedication control.
7703-7777	Reserved.

## **BMC/DCH Slot Register Formats**

The processor translates the contents of the BMC and DCH even slot registers  $(0000-3776_8)$  and  $4000-5776_8$ , respectively) as diagrammed below.

	<b>&gt;</b>	D	Reserved		Physical page number	r
I	0	1	2	10	11 15	

The processor translates the contents of the BMC and DCH odd slot registers  $(0000-3777_8)$  and  $4001-5777_8$ , respectively) as diagrammed below.

Physical page number	
0 1.	5

Bits	Name	Contents or Function
0	V	Map validity bit
		If 0, processor allows access to page. If 1, processor denies access to page.
1	D	Data bit
		If 0, the channel transfers data to device or memory. If 1, the channel transfers zeros to device or memory.
2-10	Reserved	Reserved for use by the hardware. Write to with zeros; reading these bits returns an undefined state.
11-15 (odd) 0-15 (even)	Physical Page Number	The physical page number that the map uses when translating from a logical to a physical address.

# I/O Channel Definition Register Format

The I/O channel definition register (6000<sub>8</sub>) provides error and status information.

ICE		Res	er	ved	в٧	E	DVE	DCH	вмс	ВАР	BDP	R		I/O Channel	DMI	Ξ	1
0	T	1		2	3		4	5	6	7	8	9	10	13	14	T	15

NOTE: Writing a 1 into bits 3, 4, 7, or 8 complements these bits. The IORST instruction clears bits 3, 4, 7, 8, and 14.

Bits	Name	Contents or Function
0	ICE	I/O channel error flag; if 1, an error has occurred on the I/O channel (0 only when all other error bits are 0 — read-only bit).
1, 2	Reserved	Reserved for future use and returned as zero.
3	BVE	BMC validity error flag; if 1, BMC address validity protect error has occurred.
4	DVE	DCH validity error flag; if 1, DCH address validity protect error has occurred.
5	DCH	DCH transfer flag; if 1, a DCH transaction is in progress (read-only bit).
6	BMC	BMC transfer flag; if 1, a BMC transfer is in progress (read-only bit).
7	BAP	BMC address error: if 1, the channel has detected an address parity error.
8	BDP	BMC data error; if 1, the channel has detected a data parity error.
9	R	Reserved and returned as zero.
10-13	I/O Channel	I/O channel number.
14	DME	DCH mode; if 1, DCH mapping is enabled.
15	1	Always set to 1.

### I/O Channel Status Register Format

The read-only I/O channel status register (7700<sub>8</sub>) provides I/O channel status information.



Bits	Name	Contents or Function
0	ERR	Error; if 1, the I/O channel has detected an error. This bit is set to 1 if any error-indicating bit in the IOC status register is set to 1.
1-9	Reserved	Bits 1 through 9 are reserved for future use.
10	DTO	DCH time-out error; if 1, a DCH read-modify-write operation time-out error has occurred.
11	MPE	Map parity error; if 1, a map parity error has occurred.
12	1	Always set to 1, indicating extended DCH map slots and operations are supported.
13	1	Always set to 1.
14	СМВ	Current state of the mask bit for this I/O channel (refer to the I/O channel mask register format description).
15	INT	Interrupt pending; if 1, the channel is attempting to interrupt the CPU.

### I/O Channel Mask Register Format

The write-only I/O channel mask register (7701<sub>8</sub>) specifies a mask flag for each channel. When an I/O channel mask flag is set to 1, the processor ignores all interrupt requests from devices on that channel.


NOTE: The ECLIPSE MV/9500 system supports one I/O channel.

The Interrupt Acknowledge instruction (INTA) using an I/O channel number from 0 through 6 returns the device code of the highest priority interrupting device on that channel, with its Done flag set to 1. For channel 7, the INTA instruction returns the device code of the highest priority interrupting device on the highest priority channel, regardless of the state of the I/O channel mask register flags.

An I/O Channel Reset instruction (**PRTRST**) sets the mask bit to 0 for a single channel (0 through 6) or for all channels (7).

NOTE: A CIO read to the I/O channel mask register produces undefined results.

The format of the I/O channel mask register is as diagrammed below.




Bits	Name	Contents or Function	
0-7	Reserved	Reserved for future use; should be set to 0.	
8	C0	I/O channel 0 mask *	
9	C1	I/O channel 1 mask *	
10	C2	I/O channel 2 mask *	
11	C3	I/O channel 3 mask *	
12	C4	I/O channel 4 mask *	
13	C5	I/O channel 5 mask *	
14	C6	I/O channel 6 mask *	
15	Reserved	Reserved and set to 0.	

If 1, prevents all devices connected to the indicated I/O channel from interrupting the processor. A system reset sets C0 to zero and sets C1 through C6 to 1.

## **CPU Dedication Control Register Format**

Each I/O channel contains a 16-bit register (7702<sub>8</sub>) that controls which processor is to receive I/O interrupts. This register is applicable only to multiple-processor configurations; systems that support only a single processor ignore the contents of this register. This read/write register is available only while a multiple-processor system is in dedicated mode. An attempt to read or write this register while the system is in any mode other than dedicated may cause unpredictable results (refer to the section, "Multiple Central Processing Units," for more information on operating modes).

The format of the CPU dedication control register is as diagrammed below.



Bits	Name	Contents or Function
0-7	Reserved	Reserved for future use; must be set to 0.
8-15	CPU	Processor number to which all NOVA type interrupts (except cross interrupts) will be directed.
		Applicable value for ECLIPSE MV/9500 system is 0.
		On a system reset, this number is set to the value of the initial processor. Upon execution of an IORST instruction, this number is set to the value of the processor that issued the IORST instruction.

### **Data Channel and Burst Multiplexor Channel**

Time constraints may also be encountered when transferring data via the data channel or burst multiplexor channel. When a device needs service, it makes a request. More than one device, however, may be waiting to access the DCH or BMC at any one time. Consequently, a significant delay may occur between the time when a device requests access to the channel and the time when the transfer actually occurs. This delay or latency also includes the time required to complete transfers to or from any higher priority devices that are also requesting channel access.

The length of DCH or BMC latency depends on the number of DCH or BMC devices operating in the system at a higher priority and the frequency of their use.

Most devices operate under fixed time constraints. For devices such as disk drives, diskette drives, or magnetic tape transports, if data is not read or written at the correct instant, the controller will have to wait for another revolution of the disk, or in the case of tape, reverse tape direction and perform the operation again. (Since BMC device controllers transfer data in bursts, the time constraints are related to the size of the data burst.)

Consequently, on input, such devices must be allowed to write a word (or burst of words) into memory before the next word (or burst) is assembled by the device controller. On output, the device controller must be able to read the data from memory before the surface is positioned under the write head. In either case, if the latency time is too long, data cannot be properly transferred. Most devices operating under either DCH or BMC control set an error flag (data late) when this happens, so that the service routine can take appropriate action to recover from the error, if possible. Most magnetic media device controllers also provide extra levels of data buffering or larger data buffers that usually eliminate data late issues. With these controllers, no data is moved to memory or written to the device until the device controller's buffers are full.

The maximum allowable latency of a device is the longest time the device can wait for a transfer. During system configuration, DCH or BMC priorities should be assigned to devices on the same basis as programmed I/O devices, that is, by considering the following parameters:

- The maximum allowable latency of the device. A device with a short allowable latency should usually receive a higher priority than one with a long allowable latency.
- The recovery time of a device (how long before it can repeat a transfer that failed because of excessive latency) if the device can recover.
- The cost of losing data from the device if the device cannot recover.

NOTE: Device controllers that have the potential for using large portions of the data channel bandwidth and effectively locking out controllers of lower priority should be placed in lower priority positions. These controllers generally include local area networks (LANs), intelligent synchronous controllers (ISCs), network bus adapters (NBAs), and graphics display controllers (GDCs).

DCH latency might be improved by less frequent use of I/O instructions. In addition, there is an upper limit on the number of DCH transfers per second that an I/O channel can support. In cases where this limit is exceeded, one solution is to reduce the number of devices using the data channel at the same time. Refer to the machine–specific supplement for DCH and BMC bandwidths.

BMC latency might be improved by decreasing the size of the data burst from the BMC device controllers. Reducing the size of the data burst means a BMC device controller must request BMC bus controller service more often and the controller must buffer fewer words before requesting service.

# **Integral Devices**

The following sections of this chapter describe instructions for manipulation of these integral devices:

- Central processing unit
- Timing mechanisms (architectural clocks or programmable interval timer and real-time clock) \*
- Primary asynchronous line input/output
- System control processor (or program)
- Data channel and burst multiplexor channel
- Universal power supply controller †
- Power supply controller †
- \* The ECLIPSE MV/9500 system supports either the architectural clocks or the programmable interval timer and real-time clock. The LCS instruction uses the contents of AC3 to determine which timing mechanism microcode to load. Refer to the appendix, "Load Control Store Instruction."
- † The ECLIPSE MV/9500 system supports the universal power supply controller (UPSC).

The "Standard I/O Device Codes" appendix lists device codes, device mnemonics, and priority mask bit assignments.

### **Central Processor**

Device Code

 $77_{\rm g}$ 

Assembler Mnemonic

CPU

Priority Mask Bit

None

The central processor (CPU) is considered an internal device with control and status flags and is accessible using I/O instructions. The control flag is the interrupt on flag; the status flag is the powerfail flag (refer to the section, "General I/O Instructions"). The I/O instructions to the CPU may use either the standard I/O instruction form, or a special CPU-specific form. Some CPU-specific instructions may be interpreted differently from their standard I/O instruction equivalent. For information on ECLIPSE MV/Family systems that may support more than one central processor, refer to the section, "Multiple Central Processing Units."

## **Device Flag Control**

Device flag commands to the CPU determine whether or not the processor can interrupt the current program with a program interrupt request. When the interrupt on flag (ION) equals 1, the processor can interrupt the program (once the instruction following the enable has begun). The processor cannot interrupt the program when the interrupt on flag equals 0. The CPU interrupt on flag is controlled by the device flag commands as follows:

f=omitted Leaves ION unchanged.

 $f=\mathbf{S}$ 

Sets ION to 1.

f=C

Sets ION to 0.

 $f=\mathbf{P}$ 

Has no effect.

#### **Boot Clock**

Each ECLIPSE MV/Family system contains one boot clock. Access to the boot clock is provided by the SCP interface on device code 45<sub>8</sub>. The boot clock can be read after powerup to get the initial time of day. The boot clock parameters are machine-dependent, but in general, the clock

- Is powered by a battery during a powerfail condition.
- Provides at least 1-second resolution (even when on battery).
- Returns at least hours, minutes, seconds, day, date, and year.

Refer to the SCP section of the machine-specific supplement for further information on boot clock support.

# Programmable Interval Timer

**Device Code** 

43<sub>8</sub>

Assembler Mnemonic

PIT

Priority Mask Bit

6 or 11 (See machine-specific appendix,

"Standard I/O Device Codes")

The programmable interval timer (PIT) is a CPU-independent time base that is set to initiate program interrupts at fixed intervals ranging from 100 microseconds to 6.5536 seconds in increments of 100 microseconds. The PIT can also be sampled with I/O instructions at any point in its cycle to determine the time that will elapse before the next interrupt. Use the PIT in multiprogram operating systems to allocate CPU time to different programs on a time-slice basis.

The PIT consists of a 16-bit initial count register and a 16-bit counter. During operation, the processor loads the PIT counter with the contents of the initial count register. The processor then increments the counter at 100-microsecond intervals until the count goes from 177777<sub>8</sub> to 0. If interrupts are enabled, the PIT then initiates a program interrupt request. Since the counter continues incrementing after reaching 0, it is necessary to reload the PIT counter with the initial value to restart the count. A Busy flag and a Done flag control the operation of the device.

To obtain a particular time interval between program interrupt requests, load the two's complement of the number of 100-microsecond intervals between interrupt requests into the initial count register. When you first start the PIT, the processor immediately loads the count into the counter. At the first 100-microsecond pulse, the processor again loads the count into the counter. This is done to synchronize the program and the counter.

## **Device Flag Control**

Device flag commands to the PIT start or stop the counting cycle for program interrupts.

f=omitted Leaves Busy and Done flags unchanged.

f=S Sets the Busy flag to 1 and the Done and interrupt request flags to 0; begins

the counting cycle.

f=C Sets the Busy and Done flags and the interrupt request flag to 0; stops the

counting cycle.

f=P Has no effect.

#### PIT Instructions


Table 8-14 lists the I/O instructions that affect the PIT device.

Table 8-14 Instructions affecting the PIT

Assembler Statement	Function
DIA[f] ac,PIT	Places the PIT counter value into the accumulator.
DOA[f] ac, PIT	Loads the initial count register with the value in the accumulator.
IORST	Stops the counting cycle and sets the Busy and Done flags, the interrupt mask bit, and the counter to 0.

# **Enable/Disable Error Reporting**

DOBS ac, SCP



Function:

SCP error reporting → enable/disable

Perform command

 $1 \rightarrow Busy$ 

 $0 \rightarrow Done$ 

Parameters:

 $ac = command \rightarrow unchanged$ 

The Enable/Disable Error Reporting instruction sets the SCP Busy flag, clears the Done flag, and uses the contents of the specified accumulator to enable or disable CPU error reporting and to perform the command (function) contained in the command field.

#### Arguments

ac(16-31)

Before execution, contains function word as follows:

Bits	Contents	Contents or Function							
16	This bit er	nables or disables the SCP error reporting.							
	1 = enable	e; 0 = disable							
17-23	Command	. The SCP performs the function defined by these bits:							
	Comman	d							
	(octal)	Name							
	000	No-op							
	001-003	Reserved							
	004	Set block							
	005	Enable all ERCC							
	006	Reserved							
	007	Mask soft ERCC							
	010	Mask all sniff error reporting							
	011	Disable all ERCC							
	012	Size							
	013	Set boot clock time							
	014	Get boot clock time							
	015	Set GMT offset							
	016	Get GMT offset							
	017	Reserved (used by Data General's AOS/VS)							
	020	Initiate MI call							
	021, 022	Reserved (used by Data General's Field Service)							
	023	Set Auto-Restart Address							
	024-176	Undefined							
	177	Enter diagnostic sequence							
24-31	dependent requiring a a multiple	Block. The CPU or SCP uses the contents of these bits tupon the command in bits 17-23. For any command a CPU/SCP buffer, this value is a physical address pointer to word block in page zero (in the range of 0 to 377 <sub>e</sub> ). For the nand (012 <sub>e</sub> ), this value is a type indicator.							

The following explains the enable/disable SCP error reporting bit and the SCP commands.

The enable/disable bit (bit 16) enables or disables CPU error reporting. When the CPU or SCP reports an error, it uses the page zero address specified by the interface block (bits 24-31) as a pointer to a doubleword physical address. This address in turn points to a 16-word

block that the CPU or SCP can use to report error data. The first word of the block receives the error code. The remaining 15 words are available for reporting extended error status information. (The actual buffer lengths are specified by the functions that use them.)

If the SCP interrupts the CPU, the SCP disables error reporting until the CPU issues a new enable command.

For example, under a Data General operating system, the CPU uses the first word of the error block as the ERRLOG code number. Any error that requires extended error status also causes the entire 16-word block (including the code number) to be logged as the data area of the ERRLOG entry.

The allocated and implemented commands (bits 17-23) are defined as follows:

• No-op (command 000<sub>8</sub>)

The No-op command enables or disables SCP-to-CPU logging only; no other function is specified. The command enables ERCC error reporting, but does not change the current ERCC reporting mode.

- Reserved (commands 001<sub>8</sub> through 003<sub>8</sub>)
- Select SCP Powerdown Mode (command 002<sub>8</sub>)
- Disable SCP Powerdown Mode (command 003<sub>8</sub>)
- Set Block (command 004<sub>8</sub>)

The Set Block command specifies to the SCP the address of the interface block (bits 24-31).

• Enable All ERCC Error Reporting (command 0058)

The Enable All ERCC Error Reporting command enables the SCP to detect and report any memory error to the CPU. This function requires an SCP-to-CPU buffer of five words. The SCP detects the following ERCC errors:

Single-bit 1-bit ERCC error during memory read.

Multibit 2-bit (or more) ERCC error during memory read.

Soft-sniff 1-bit ERCC error during memory refresh.

Hard-sniff 2-bit (or more) ERCC error during memory refresh.

NOTE: After a system reset or power restoration, reporting of ERCC codes is turned off until an Enable All ERCC Error Reporting command is issued.

- Reserved (command 006<sub>8</sub>)
- Mask Soft ERCC (command 007<sub>8</sub>)

The Mask Soft ERCC command disables the reporting of all one-bit correctable ERCC errors. Only two-bit correctable errors and all uncorrectable errors are reported.

Mask All Sniff Error Reporting (command 010<sub>8</sub>)

The Mask All Sniff Error Reporting command disables the reporting of all soft-sniff and hard-sniff errors occurring during memory refresh.

• Disable All ERCC Error Reporting (command 011<sub>8</sub>)

The Disable All ERCC Error Reporting command tells the SCP to disable all memory error reporting and detection.

• Size (command 012<sub>8</sub>)

The Size command returns various system parameters, such as memory size, microcode revision, and node number. The Size command uses bits 24–31 of the accumulator to contain the value for the type of information being requested. The SCP requires that the Size command disable error reporting (bit 16 equals 0). Since the Size command uses word 0 of the SCP-to-CPU buffer to contain certain status data, the setting of word 0 to 0 has no meaning for this command. However, when the buffer is full, the SCP writes a status word with a value of 0 into its B register.

The types currently specified in bits 24–31 are listed below and described in the following tables along with the contents of their CPU-to-SCP and SCP-to-CPU buffers.

#### Type # Returns Information on

- 1 Reserved
- 2 Memory
- 3 Reserved

Buffer	Address Offset (Octal)	Value
CPU-to-SCP DOB register SCP-to-CPU		Physical page number which must be at the beginning of a module 5002 <sub>e</sub> , 0A02 <sub>16</sub> Protocol word (< >0 when buffer is valid) Error code Number of pages Indicates memory type. Bit 0 of offset 4 defines whether standard main memory or special memory. The offset breaks down as follows:  Bit(s) Contents 0 0 Indicates standard main memory 1 Indicates special memory*  1-9 Reserved 10-15 Slot number (encoded) 16-31 Memory Type
DIB register	+6,7	Status of memory area  0 = Believed to be good  Nonzero = undefined  4 if command completed successfully  3 if command not completed

<sup>\*</sup> Special memory is not implemented on the ECLIPSE MV/9500 computer system.

#### • Set Boot Clock (command 013<sub>8</sub>)

The Set Boot Clock command disables error reporting and sends new boot clock values to the SCP. This command uses seven words of the CPU-to-SCP buffer as follows (words one through six must be binary coded decimal values):

Word O	Word Offset Contents		
0	Nonzero protocol word		
1	Seconds		
2	Minutes		
3	Hours		
4	Days		
5	Months		
6	Years		

Upon completion, the SCP sets word 0 of the SCP-to-CPU buffer to 0, returns a status value to its B register, and sets the Done flag. A status value of 2 indicates an acknowledgement; a value of 3 means the SCP could not perform this function (no further action is taken by the SCP). Note that if the boot clock is changed through the SCP-CLI, the SCP places the value 0 into its B register, enters code 206<sub>8</sub> into its error log, and posts an interrupt.

#### Get Boot Clock (command 014<sub>8</sub>)

The Get Boot Clock command disables error reporting and requests the boot clock time from the SCP. The SCP writes the appropriate information into the SCP-to-CPU buffer as follows (words one through six are binary coded decimal values):

Word O	ffset Contents
0	1 (sub-code indicating this buffer contains boot clock data)
1	Seconds
2	Minutes
3	Hours
4	Days
5	Months
6	Years

Upon completion, the SCP returns a status value to its B register, and sets the Done flag. A status value of 4 indicates that the requested information is now in the buffer; a value of 3 means the SCP could not perform this function (no further action is taken by the SCP).

#### • Set GMT Offset (command 015<sub>8</sub>)

The Set GMT Offset command disables error reporting and sends new Greenwich Mean Time values to the SCP. This command uses eight words of the CPU-to-SCP buffer as follows (words one through six must be binary coded decimal values):

Word Offs	et Contents
0	Nonzero protocol word
1	Seconds
2	Minutes
3	Hours
4	Days
5	Months
6	Years
7	Offset sign (0 = positive. 1 = negative)

Upon completion, the SCP sets word 0 of the SCP-to-CPU buffer to 0, returns a status value to its B register, and sets the Done flag. A status value of 2 indicates an acknowledgement; a value of 3 means the SCP could not perform this function (no further action is taken by the SCP). Note that if the GMT offset is changed through the SCP-CLI, the SCP places the value 0 into its B register, enters code 207<sub>8</sub> into its error log, and posts an interrupt.

#### • Get GMT Offset (command 016<sub>8</sub>)

The Get GMT Offset command disables error reporting and requests the Greenwich Mean Time from the SCP. The SCP writes the appropriate information into the SCP-to-CPU buffer as follows (words one through six are binary coded decimal values):

Word O	ffset Contents
0	2 (sub-code indicating the buffer contains GMT offset data)
1	Seconds
2	Minutes
3	Hours
4	Days
5	Months
6	Years
7	Offset sign (0 = positive, 1 = negative)

Upon completion, the SCP returns a status value to its B register, and sets the Done flag. A status value of 4 indicates that the requested information is now in the buffer; a value of 3 means the SCP could not perform this function (no further action is taken by the SCP).

- Undefined (command 017<sub>8</sub>)
- Initiate MI call (command 020<sub>8</sub>)

The Initiate Machine Initiated (MI) Call command initiates a call to the Remote Assistance Center (RAC) without implying that an operating system panic has occurred. The command requires operating system support, otherwise it functions as a NOP. The command's buffer requirements and address offsets are as follows:

Buffer	Address Offset (octal)	Value	Description
CPU-to-SCP	+0 +1 +2 +3 +4		"protocol" word  If words to be transferred (n)
DOB register SCP-to-CPU DIB register	+(n+1)	reset to 0 2 if comm	Word 0 of CPU-to-SCP buffer

- Reserved (commands 021<sub>8</sub>, 022<sub>8</sub>)
   These commands are reserved for Data General Field Service.
- Set Auto Restart Address (command 023<sub>8</sub>)

The Set Auto Restart Address command allows the operating system to select whether the SCP should restart program execution after a hardware-detected fatal error and at what address the restart should occur. The restart would follow an automatic hardware-initiated reboot of the system. The command requires compatible hardware and the AOS/VS II operating system. Auto-restart should be disabled during a normal power-up operation. If a hard error occurs with the auto-restart function disabled, the SCP halts the CPU and jumps to the SCP CLI. The command's buffer requirements and address offsets are as follows:

Buffer	Address Offset (octal)	Value
CPU-to-SCP	+0 +1,2	Non-zero "protocol" word Auto-Reboot physical word address (32 bits). If the address is -1; disables auto restart.
DOB register		11400 <sub>8</sub> , 1300 <sub>16</sub>
SCP-to-CPU		Not used. Word 0 of CPU-to-SCP buffer reset to 0.
DIB register		2 if command completed successfully 3 if command not completed

- Undefined (commands 0248 through 1768)
- Enter Diagnostic Sequence (command 177<sub>8</sub>)

The Enter Diagnostic Sequence command disables CPU error reporting and all previously enabled functions. The SCP does not use the interface block address entered with this **DOBS SCP** instruction. Instead, the SCP uses the previous address as a pointer to the SCP/CPU interface block. The SCP clears its Busy flag. The SCP remains in diagnostic mode until either a console reset occurs or the CPU issues another **DOBS SCP** instruction.

#### Device Management

When the CPU issues the second **DOBS SCP** instruction, the SCP first places the contents of bits 16–31 of the specified accumulator into word 0 of the SCP-to-CPU buffer. The SCP then reads words 1–7 from the CPU-to-SCP buffer, inverts them, and writes them back to their respective locations in the SCP-to-CPU buffer. Upon completion, the SCP returns a status value of 0 to its B register, sets the Done flag, and interrupts the CPU.

NOTES: The following will also clear the SCP diagnostic mode: an IORST instruction, or the SCP-CLI commands, RESET, START, and BOOT.

The SCP-to-CPU interface block address is lost when diagnostic mode is terminated.

#### Registers, Flags and Stacks

AC0-AC3

Can be individually specified as ac; otherwise unused.

Busy flag

Set to 1

Carry

Unchanged

Done flag

Set to 0

Overflow

Unaffected

PC

PC + 1

**PSR** 

Unchanged

Stack

Unchanged

#### Related Instructions


None

#### Exceptions

Issuing the **IORST** instruction causes single-bit errors to be checked and corrected, but not reported.

# **Return SCP Status**

DIBC ac, SCP



Function:

Status code  $\rightarrow ac$ 

 $0 \rightarrow Busy$  $0 \rightarrow Done$ 

Parameters:

 $ac = ? \longrightarrow \text{status code}$ 

The Return SCP Status instruction clears the SCP Busy and Done flags and returns a code to the specified accumulator denoting the current status of the SCP. The CPU expects all information except status information to be passed using the SCP-to-CPU buffer. If this buffer contains information, the CPU does not expect this data to be valid until after it issues the **DIB** instruction.

#### Arguments

ac(16-31)

After execution, contains codes denoting current status of SCP as follows:

Status (octal)	Mea	ning		
000000	disab log co code	nformation is in current SCP-to-CPU buffer. SCP logging is bled. The first word of the log buffer (word 0) is interpreted as a ode; the use of the remaining 15 words is dependent on the log (extended status). The status codes and their definitions are: e Definition al)		
	007	Powerfail detected		
	050	Power restore detected		
	053	Single-bit ERCC error detected (see ERCC extended status)		
	054 055	Multiple-bit ERCC error detected (see ERCC extended status) Sniff or I/O detected multiple-bit ERCC error (see ERCC Extended Status)		
		ERCC Extended Status The four-word extended status for ERCC codes 053, 054, and 055 is		
		Word Contents		
		0 Status code (053, 054, or 055)		
		1 Status		
		Bits Definition		
		0-11 Reserved		
		12 CPU access		
		13 I/O access		
		14 Reserved		
		15 Sniff access		
		2 Physical page number		
		3 Doubleword on module		
		4 Syndrome bits		
	140	SCP error logging enabled		
	141	SCP error logging disabled		
	142	Processor halted		
	143	SCP BOOT command has been executed		
	144	Power down		
	145	Power up		
	146	Reserved		
	147	Reserved		
	150	Battery backup complete		
	153	Microsequencer parity error		
	154	System cache parity error		
	155	System cache to Bank Controller parity error		
	156 157	IOC parity error		
	160	Shus time-out		
	100	Sbus parity error		

## **Exceptions**

Status		
(octal)	Meaning	
	Code Definition	
	(octal)	
	161–207 Reserved	
000001	SCP reset. The SCP is reset and must be reinitialized with the DOBS $ac$ , SCP instruction and a command 4. (All previously enabled functions have been disabled, and the SCP-to-CPU interface block address has been lost.)	
000002	SCP function request acknowledge. This acknowledgment indicates to the CPU that the SCP has completed a requested function.	
000003	SCP requested function is in error. The SCP reports an unknown error with this code. The SCP issues this code if the required SCP/CPU interface block has not been defined, an undefined function request is made, or invalid data is passed to the SCP (through the CPU-to-SCP buffer).	
000004	information into the SCP-to-CPU buffer. The sub-code values returned to word 0 of the buffer indicate the contents of the buffer:	
	Sub-code Definition	
	001 Boot clock data	
	002 GMT offset data	
177777	SCP is in diagnostic sequence.	

## Registers, Flags, and Stacks

AC0-AC3

Can be individually specified as ac; otherwise unused.

Busy, Done flags Set to 0

Carry

Unchanged

Overflow

Unaffected

PC

PC + 1

**PSR** 

Unchanged

Stack

Unchanged

#### Related Instructions

DIB ac, SCP

The DIB ac,SCP and the DIBC ac,SCP instructions perform identical functions. The DIBS ac,SCP instruction is a no-op.

## **Exceptions**

Issuing the I/O Reset instruction (IORST) causes double-bit errors to be checked and corrected, but not reported to the CPU.

# **Power Supply Controllers**

Universal Power Supply Controller	Power Supply Controller
Device Code 4 <sub>8</sub>	Device Code 4 <sub>8</sub>
Assembler Mnemonic UPSC	Assembler Mnemonic PSC
Priority Mask Bit 13	Priority Mask Bit 13

The ECLIPSE MV/9500 System supports the universal power supply controller (UPSC).

The power supply controllers for the ECLIPSE MV/Family systems contain an on-board microprocessor which perform functions such as: a power-up diagnostic self-test, monitoring the system power, and reporting failures, problems, and status information. These controllers are either the Power Supply Controller (PSC) or the Universal Power Supply Controller (UPSC) — refer to the machine-specific supplement for which type of controller your machine supports.

Both types of controllers provide powerup and powerdown sequencing, the transfer to battery operation, I/O operations with ECLIPSE MV/Family systems, and output voltage margining. A major difference between controllers is the communications pathway — the CPU communicates directly with the UPSC; the CPU-to-PSC communication generally is through an intermediate processor (usually the diagnostic remote processor), though this is transparent to your program.

Both controllers use the same device code  $(4_8)$  and the same priority mask bit (13). In multiple-I/O channel configurations, the CPU uses device code 4 on the primary I/O controller (IOC0) as the gateway to their power supply controller.

In addition, the controllers monitor the following:

- problems with the power supplies (such as overtemperature and overcurrent conditions);
- ac overvoltages and undervoltages (PSC only);
- overloads on the output voltages;
- state of the power switch;
- battery backup faults;
- fan or blower failures.

#### **Device Flag Control**

Device flag commands to the power supply controllers determine the enabling or disabling of controller interrupts.

f=omitted	Busy and Done flags unchanged.
$f=\mathbf{S}$	Sets the Busy flag to 1 and the Done flag to 0.
$f$ = $\mathbb{C}$	Sets the Busy and Done flags to 0.
<i>f</i> = <b>P</b>	Sets the Busy flag to 1 and the Done flag to 0.

Table 8-20 ECLIPSE MV/Family instructions with multiple-processor functions

Mnemonic	Description
IORST	I/O Reset. In addition to its normal functions, this instruction also clears all pending cross interrupts, and redirects all IOC traffic to the processor that issued the IORST instruction.
HALT	Halt. Halts the processor and notifies the SCP that it is stopped.
SSPT	Store State Pointer. Regardless of the number of processors, there is only one state pointer per system.
	It is recommended that the state area not be moved, as the system maintains the clocks (RTC and PIT) and multiple-processor synchronization within the state area. If the state area is moved, multiple-processor operations will be disrupted; cross interrupts and any pending messages (JPSTOP, JPFLUSH, JPSTATUS) will be lost. The RTC and PIT values will also become invalid. Since the current mask of IOC0 is stored in this area, IOC0 will have to be re-masked out (MSKO).
PRTSEL	I/O Channel Select. Changes the default I/O channel on ALL processors.

# **Error Codes**

Conditions that produce errors during execution of multiple-processor instructions return a value to AC1. Table 8-21 lists these errors.

Table 8-21 Error values returned to AC1

Value	Instruction	Description
1	JPLCS, JPSTART	Not stopped. The processor to receive the request is currently running.
2	CINTR, JPLCS, JPSTART	Nonexistent processor. The processor ID specifies a
	JPSTATUS, JPSTOP	value for a processor that does not exist.
3	JPLCS	LCS error.
4	CINTR, JPLCS, JPSTART	Processor failure. The processor to receive the request
	JPSTATUS, JPSTOP	is not working.
5	<b>JPFLUSH</b>	No JP state block.
6	CINTR	Illegal option.
7	JPSTOP	Processor not running.
		-

End of Chapter

		-

## I/O Channel Definition Register Format

The I/O channel definition register  $(6000_8)$  provides status information. The format for this register is diagrammed below and described in Table A-9.



Table A-9 I/O channel definition register contents

Bits	Name	Contents or Function
0	ICE *	I/O channel error flag.  1 Error occurred on I/O channel .  0 Only when all other error bits are 0.
1, 2	Reserved	Reserved for future use and returned as zero.
3	BVE *†	BMC validity error flag; if 1, BMC address validity protect error has occurred.
4	DVE *†	DCH validity error flag; if 1, DCH address validity protect error has occurred.
5	DCH	DCH transfer flag; if 1, a DCH transaction is in progress (read-only bit).
6	BMC	BMC transfer flag; if 1, a BMC transfer is in progress (read-only bit).
7	BAP *†	BMC address error; if 1, the channel has detected an address parity error.
8	BDP *†	BMC data error; if 1, the channel has detected a data parity error.
9	DIS *	Disable block transfer; if 1, disables BMC block transfers to and from I/O memory port.
10-13	I/O channel	I/O channel number.
14	DME *	DCH mode: if 1. DCH mapping is enabled.
15	1	Always set to 1.


<sup>\*</sup> The IORST instruction clears these bits.

# **CPU Identification**

The three Load CPU Identification instructions — LCPID, ECLID, and NCLID — return processor information to specified accumulators. The accumulator formats and descriptions follow.

#### LCPID and ECLID Instructions

The LCPID and ECLID instructions load a doubleword into AC0.




Bits	Name	Contents or Function
0-15	Model Number	Binary value of processor's allocated model number.
16-23	Microcode Revision	Current microcode revision.
24-31	Memory Size	Amount of physical memory available (measured in increments of 256-Kbyte modules with an origin of 0). Note that the actual memory size in bytes is equal to: $(ACO(24-31) + 1) * 262144_{10}$ For example, $3_e$ indicates 1 Mbyte; $7_e$ indicates 2 Mbytes.
		NOTE: Systems which contain 64 Mbytes or more of physical memory return 377 <sub>e</sub> to bits 24–31 of ACO.

<sup>†</sup> Writing to these bits with a 1 complements them.

#### **NCLID** Instruction

The **NCLID** instruction loads its result into the low-order 16 bits of accumulators AC0 through AC2. Bits 0 through 15 of each accumulator are undefined.

## AC0



Bits	Name	Contents or Function
16-31	Model Number	Binary value of processor's allocated model number.

## AC1

	1		Reserved	Microcode Revision
10	6	17	23	24 31

If AC1 contains 1777778, load microcode.

Bits	Name	Contents or Function
16	1	Always set to 1.
17-23	Reserved	Reserved for future use and returned as zeros.
24-31	Microcode Revision	Current microcode revision.

# AC2

	Memory Size	
16		31

Bits	Name	Contents or Function
16-31	Memory Size	Amount of physical memory available measured in 32-Kbyte modules with an origin of 0). Note that the actual memory size in bytes is equal to: (AC0(16-31) + 1) * 32768 <sub>10</sub> For example, 32 <sub>e</sub> indicates 1 Mbyte; 64 <sub>e</sub> indicates 2 Mbytes.  NOTE: Systems which contain 2 Gbytes or more of physical memory return 177777 <sub>e</sub> to bits 16-31 of AC0.

# **ECLIPSE MV/9500 Supplement**

This section supplements the "Register Fields" appendix by providing machine-specific information on ECLIPSE MV/9500 computer systems. ECLIPSE MV/9500 system supports all bits previously described and diagrammed in the "Register Fields" appendix with the exception of those discussed in this supplement.

# **DCH/BMC Status Registers**

The ECLIPSE MV/9500 system differs in the implementation of some bits in the following registers:

I/O Channel Definition Register - bit 9 is reserved and returned as 0.

I/O Channel Mask Register — bits 8 through 10 (C0, C1, C2) are the only I/O channel bits defined.

## **CPU Identification**

**LCPID** and **ECLID** instructions are formatted as described earlier. Listed below are the bits implemented on the ECLIPSE MV/9500 system.

Bits	Contents			
0-15	System model number	Mod	del #	
	•	(octal)	(hexadecimal)	
	ECLIPSE MV/9500	020774	21FC	
16-23	Microcode revision			
24-31	Memory size (physical memory a $0 = 256$ Kbytes, $177_8 = 32$ Mbyte		256 Kbytes —	

The NCLID instruction loads AC1 and AC2 as formatted and described earlier. The ECLIPSE MV/9500 system implements the following bits in AC0.

Bits	Contents			
0-15	Undefined			
16-31	System model number	Mod	lel #	
		(octal)	(hexadecimal)	
	ECLIPSE MV/9500	020774	21FC	

End of Appendix

		en.
		-1945
		-



# Standard I/O Device Codes

This appendix lists the standard input/output devices with their codes, mnemonics, and mask bits as supported by Data General's Macroassembler (MASM). In Table E-1, codes listed as "available for use" may be assigned to any additional devices. For compatibility with other ECLIPSE MV/Family systems, codes indicated as "reserved" should not be assigned to devices.

Table E-1 Standard I/O device codes

Octal Code	Device Mnemonic	Priority Mask Bit	Description
00		_	Reserved
01			Available for use
02			Available for use
03	_		Reserved
04	PSC	13	Power supply controller *
05	_		Reserved
06	MCAT	12	Multiprocessor adapter transmitter
07	MCAR	12	Multiprocessor adapter receiver
10	TTI	14	TTY (primary asynchronous line) input *
11	TTO	15	TTY (primary asynchronous line) output *
12	_	_	Reserved
13	_		Reserved
14	RTC	13	Real-time clock *
15	_	_	Reserved
16		_	Reserved
17	LPT	12	Line printer
20		_	Reserved
21	_		Reserved
22	MTB	10	Magnetic tape
23	MTJ	10	Magnetic tape
24	DPJ		Disk subsystem (host interface protocol)
25		_	Reserved
26	DKB	9	Fixed-head DG/disk
27	DPF	7	DG/disk storage subsystem
30	IAC13	11	Intelligent asynchronous controller (IAC) 13
31	IAC14	11	IAC14
32	IAC15	11	IAC15
33	DKP	7	Moving-head disk
34	ISC	4	Intelligent synchronous controller
35		_	Reserved
36		_	Reserved
37		_	Reserved

<sup>\*</sup> These devices are supported on the primary IOC only. The device codes are reserved on any additional IOCs.

(continued)

Table E-1 Standard I/O device codes (concluded)

Octal Code	Device Mnemonic	Priority Mask Bit	Description	
40	DCU	4	Data control unit	
41	DCU1	4	Second data control unit	
42	_	_	Reserved	
43	PIT	11	Programmable interval timer *	
44			Reserved	
45	SCP	15	Diagnostic remote processor *	
46	MCAT1	12	Second multiprocessor transmitter	
47	MCAR1	12	Second multiprocessor receiver	
50	IAC1	11	IAC1	
51	IAC2	11	IAC2	
52	IAC3	11	IAC3	
53	IAC4	11	IAC4	
54	IAC5	11	IAC5	
55	IAC6	11	IAC6	
56	IAC7	11	IAC7	
57	LPT1	12	Second line printer	
60	_		Reserved	
61		_	Reserved	
62	MTB1	10	Second magnetic tape	
63	MTJ1	10	Second magnetic tape	
64	DPJ1		Disk subsystem (host interface protocol)	
65	IAC	11/5	Host-to-IAC interface	
66	DKB1	9	Second fixed-head DG/disk	
67	DPF1	7	Second DG/disk storage subsystem	
70	IAC8	11	IAC8	
71	IAC9	11	IAC9	
72	IAC10	11	IAC10	
73	IAC11	11	IAC11	
74	IAC12	11	IAC12	
75		_	Reserved	
76			Reserved	
77	CPU	<del>-</del>	CPU and console functions *	

<sup>\*</sup> These devices are supported on the primary IOC only. The device codes are reserved on any additional IOCs.

End of Appendix

F

# **Context Block Formats**

This appendix describes the formats of the three types of context blocks in the ECLIPSE MV/9500 computer: short, long, and emulation. The type is indicated in bits 0 and 31 of doubleword 12-13 of the short context block.

- The short context block uses words 0 through 17. This is the basic block saved on a fault during execution of a restartable instruction.
- The long context block uses words 0 through 17 plus an extension provide by words 18 through 49. This is the basic block saved on a fault during execution of a resumable instruction.
- The emulation context block uses words 0 through 17 plus an extension provide by words 18 through 59. This is the basic block saved on a fault during execution of an emulated instruction.

The context block contains information used by the microcode and other internal systems.

NOTE: The context block does not contain the complete floating-point state. To save this information, use a Push Floating-Point State instruction.

The processor requires that the context block save area, the pointer to the save area, and all indirect chains accessed align on doubleword boundaries. If the first word of a long context block is not quad-aligned, an additional double-word is written after the short format to ensure that the subsequent words comprising the extended formats are quad-aligned.

Table F-1 shows the format of the context blocks.

Table F-1 Context block format

Word in Bloc		or Function			
Short f					
0	PSR				
1	0				
2-3	AC0				
4-5	AC1				
6-7	AC2				
8-9	AC3				
10-11	CARRY, PO	of offending	(executing)	instructio	n.
12-13	Current rin as follows:	g of execution	Context blo	ck type.	Context block type defined
	Bit 0	Bit 31	Type		
	0	0	Short for	rmat only	
	0	1	Long for	mat	
	1	0	Emulatio	n format	
14-15	LAR, addre	ess that cause	d page fault	•	
16-17	Current ex	ecution registe	r/Valid flag		
Extens	ions for Lor	ng Context Bl	ock*	Extens	ions for Emulation Context Block*
18-19	General Re	gister 0		18-19	AC1
20-21	General Re	gister 1		20-21	ION, ATU on
22-23	General Re	gister 2		22-23	Current execution register/Valid flag
24-25	General Re	gister 3		24-25	Wide Stack Pointer
26–27	Current LA	.R		26-27	PSR:0000
28-29	DBUS Regi	ster		28-29	AC0
30-31	General Re	gister A		30-31	Pagefault Code
32-33	General Re	gister B		32-33	AC2
34-35	Microstack	level 0		34-35	AC3
36–37	Microstack			36–37	CARRY, PC
38-39	Microstack			38-39	CARRY, Next PC
40-41	Microstack	level 3		40-41	Scratch memory register 0
42-43	Pipe Flags			42-43	Scratch memory register 1
44-45		g of execution	ALU State	44-45	Scratch memory register 2
46-47	ATU State	/W/L		46-47	Scratch memory register 3
48-49	Next PC			48-49	Scratch memory register 4
				50-51	Scratch memory register 5
				52-53 54-55	Scratch memory register 6
				54-55 56 57	Scratch memory register 7
				56-57 58-50	Scratch memory register 8
				58-59	Scratch memory register 9

<sup>\*</sup> See NOTE on previous page.

End of Appendix

# **Instruction Execution Times**

This appendix discusses instruction execution times for the ECLIPSE MV/9500 computers. Tables list execution times for each instruction along with the variables that must be taken into account in calculating execution times.

NOTE: If an instruction is not listed in this appendix, the instruction is not supported by the processor.

The discussion in this appendix assumes the following:

- All logical-to-physical address translations are resident in the address translation unit.
- No indirection is used in any instruction.
- The page containing the executing instruction does not contain any data. (This would force a flush of all instruction pipelines)
- All data referenced is resident in the microMV internal cache.
- The instruction pipeline is always ready.
- Cycle time is 67 ns.
- Values reflect microcode version 9.70, patch revision 14.
- For all of the floating-point instructions, no normalization or prescaling is performed.
- Where additional time is specified, the addition is cumulative.

The emulated instructions are not directly supported by microMV microcode. Instead they are performed by a combination of microcode and macrocode.

Table G-1 lists the adjustments that must be made for memory references. Table G-2 lists the adjustments required for fault conditions. Table G-3 lists the I/O instructions. Table G-4 lists the emulated instructions. Table G-5 lists the instructions for microMV based instructions (chip-resident microcode) and also shows the adjustments that must be made for situational factors.

Table G-1 Adjustments for memory references

To Every Memory Reference	Add (μs)
If logical-to-physical address translation is not in the address translation unit (ATU) cache,	
1-level page table	0.67
2-level page table	1.072
If indirection is specified	
1-level, 16-bit instruction	0.268
2 or more levels, 16-bit instructions	0.268 + 0.134 * levels
All levels, 32-bit instructions	1.072 + 0.201 * levels
Cache block crossing	
Read	0.134
Write	0.201
Page crossing operation	
Read	0.402
Write	0.469
Data not resident in internal cache, but resident in system cache	0.134
Data not resident in internal cache and not resident in system cache	0.469

Table G-2 Adjustments for fault conditions

To Any Instruction	Add (μs)		
If any of the following faults occur			
Stack overflow/underflow			
Wide stack, type 0, 2, 4	2.211 + any indirection		
Wide stack, type 1	2.613 + any indirection		
Wide stack, type 3	2.402 + any indirection		
Narrow stack	1.139 + any indirection		
Fixed point fault	2.278 + any stack/indirection		
Protection fault, typical	3.618 + any stack/indirection		

Table G-3 Execution times for I/O instructions

Mnemonic Timing (μs)*			
WLMP	0.335 + 0.268/slot (minimum instruction)		
XVCT	4.280 (base level, in-line)		
	3.35 (intermediate level, inline)		

<sup>\*</sup> I/O instruction times are minimum average times. These instructions vary considerably in the amount of time they may take to execute (such as waiting for bus access or being interrupted). Though all ECLIPSE MV/Family I/O instructions are supported on ECLIPSE MV/9500 series systems, we list minimum execution times for only two I/O instructions, WLMP and XVCT.

Table G-4 Execution times for emulated instructions

Mnemonio	c Timing (μs)	Mnemonic	Timing (μs)
EDIT	26.934 + sum of sub-op execution	WEDIT	24.120 + sum of sub-op execution
DADI	times	DADI	times 6,298
DADI	5.762	DAPS	4.489 (w/o add)
DAPS	4.221 (w/o add)	DAFS	•
D 4 DT	5.561 (with add)	DART	5.762 (with add)
DAPT	4.221 (w/o add)	DAPT	,
	5.561 (with add)	DARU	5.762 (with add)
DAPU	5.226	DAPU	5.427
DASI	6.767 (type 4)	DASI	7.236 (type 4)
	8.040 (type 5)		8.576 (type 5)
DDTK	10.251 (branch taken)	DDTK	10.251 (branch taken)
	8.375 (branch not taken)		8.442 (branch not taken)
DEND	7.035	DEND	
DICI	5.360	DICI	5.561
	+ 3.417/character inserted		+ 3.287/character inserted
DIMC	6.968	DIMC	7.102
	+ 1.608/character inserted		+ 1.548/character inserted
	+ 1.608 if j in stack		+ 1.348 if j in stack
DINC	6.365	DINC	6.432
DINS	6.700 (S=0)	DINS	6.767 (S=0)
	7.169 (S=1)		7.169 (S=1)
DINT	6.700 (T=0)	DINT	6.767 (T=0)
	7.169 (T=1)		7.169 (T=1)
DMVA	• •	DMVA	` ,
BititA	+ 4.690/character moved		+ 4.550/character moved
	+ 1.608 if j in stack		+ 1.348 if j in stack
DMVC	•	DMVC	•
Divivo	+ 3.752/character moved	2	+ 3.612/character moved
	+ 1.608 if j in stack		+ 1.348 if j in stack
DMVF	5.226	DMVF	•
DIVIVE	+ 10.787/digit moved	DIVIVI	+ 10.587/digit moved
	<del>-</del>		+ 1.308 if j in stack
D. A. ( ).	+ 1.608 if j in stack	DMVN	•
DMVN		DIVIVIN	
	+ 8.576/digit moved		+ 8.446/digit moved
	+ 1.608 if j in stack	DMV/O	+ 1.348 if j in stack
DMVO	12.797/digit zero	DMVO	12.864/digit zero
	13.400/digit non zero		13.467/digit non zero
DMVS		DMVS	
	+ 9.648/digit moved		+ 9.448/digit moved
	+ 1.608 if j in stack		+ 1.348 if j in stack
DNDF	4.221 (T=1)	DNDF	4.556 (T=1)
	7.303 (T=0)	_	7.370 (T=0)
DSSO	3.551	DSSO	3.484
DSSZ	3.551	DSSZ	3.484
DSTK	8.174	DSTK	8.040
DSTO	3.551	DSTO	3.484
DSTZ	3.551	DSTZ	3.484
.DI	5.866 (type 4, length=7)	WLDI	5.865(type 4, length=7)
DIX	1243.9 (type 4, length=31)	WLDIX	1260.274 (type 4, length=31)
SN	26.106 (type 4, length=7)	WLSN	27.302 (type 4, length=7)
STI	7.567 (type 4, length=7)	WSTI	7.566 (type 4, length=7)
STIX	303.344 (type 4, length=31)	WSTIX	295.738 (type 4, length=31)
WDCMP	112.138 (type 4, length=7)		,
WDDEC	33.603 min (type 4, length=7)		
	112.138 max (type 4. length=7)		
WDINC	33.271 min (type 4, length=7)		
TADING	49.490 max (type 4, length=7)		
	TO. TOU INAM (LYPE T, ICHYUI-1)		

Table G-5 Execution times for microMV based instructions

	nic Timing (μs)	Mnemonio	c Timing (μs)
ADC	0.201 + 0.067 if Skip	CMV (co	ntinued)
ADC#	0.134 + 0.067 if Skip		1.005 + 0.402/byte (destination
ADCNS	0.067		descending or length(destination) < 1
ADD	0.201 + 0.067 if Skip		+ 0.067 if AC1 negative
ADD#	0.134 + 0.067 if Skip		1.072 + 0.402/byte (source descending)
ADDNS	0.067		0.871 + 0402/byte (length(source) <
ADDI	0.067		length(destination))
ADI	0.067		+ 0.134 + 0.201/byte, if padding
ANC	0.067		with blanks.
AND	0.201 + 0.067 if Skip		both ascending, length(both) > 16,
AND#	0.134 + 0.067 if Skip		length(source) >= length(destination)
ANDNS	,		word aligned
ANDI	0.067		2.211 + 0.017/byte + 0.402 * n
BAM	0.201 (out of range)		(one word apart)
	0.603 + 0.335/word (number of words < 4)		n = number of bytes MOD 4
	0.737 + 0.335/word (number of words >= 4)		2.278 + 0.017/byte + 0.402 * n
BKPT	4.355 (non-XCTed)		(two words apart)
	11.524 (XCTed)		1.675 + 0.402/byte (three words apart)
BLM	0.134 (out of range)		2.010 + 0.042/byte + 0.402 * n
	0.536 + 0.268/word (# of words < 4)		(four or more words)
	0.737 + 0.268/word (# of words >= 4	СОВ	1.809 (typical)
	and overlap of 2 or 3 words)		0.134 (all zeros)
	1.005 + 0.034 * n + (0.067 + 0.268 * m)		0.201 + 0.067 if Skip
	(# words >= 4 and source + 1 =		0.134 + 0.067 if Skip
	destination)	COMNS	·
	n = # of words DIV 4	CRYTC	
	m = # of words MOD 4	CRYTO	
	0.737 + 0.084 * n + (0.067 + 0.268 * m)		0.067
	+ 0.335/word of alignment required		0.804 + 0.469/byte (Xlate-move)
	(# words >= 4)		0.804 + 0.670/byte (Xlate-compare)
вто	0.603 (ACS=ACD) (1) + 0.067 if		0.201
ыо	ACS< >ACD		0.335
BTZ	0.603 (ACS=ACD) (1)		3.484 (deque the Head)
D12	+ 0.067 if ACS< >ACD	DEGGE	+ 0.067 if mid element
CLM	0.536 (ACS<>ACD, ACS < LOW)		+ 0.201 if tail of queue
CLIVI	+ 0.067 if ACS > HIGH		2.278 (empty queue)
	+ 0.067 if skip		3.350 (one element queue)
	+ 0.067 if ACS=ACD		0.536
CMP	0.737 + 0.469/byte, length(string 1) <=		0.536
CIVIP			0.268 (ACD & ACD + 1 = 0)
	length(string 2)		,
	0.804 + 0.469 * n + 0.268 * m		0.469 (ACD + 1 = 0)
	length(string 1) > length(string 2)	DHXR	0.536
	n = number of bytes in string 2		0.268 (ACD & ACD + 1 = 0)
	m = 4 * (length(string 1) -	DIV	2.747
	length(string 2))		0.402 (dividend = 0)
	+0.067 if opposite signs	DIVS	2.747
	0.737 + 0.268/byte (string 1 blank)		0.469 (dividend = 0)
or -=	0.871 + 0.268/byte (string 1 blank)		1.608
CMT	0.871 + 0.469/byte (AC2=AC3)		0.335 (dividend = 0)
	0.938 + 0536/byte (AC2⇔AC3)	DLSH	0.536 (shift right or count = 0) +0.067 if
CMV	0.536 (destination length = 0)		shift left
	0.871 + 0.201/byte (source length = 0)		0.335 (ACD & ACD + 1 = 0)
	+ 0.067 if AC1 negative	DSB	0.335

(continued)

Table G-5 Execution times for microMV based instructions

DSPA	0.670	FMD	0.402 (FPACD=0)
	0.268 (ACD < LOWER)		0.335 (FPACS=0)
	0.402 (ACD > UPPER(		2.178 (average) + 0.234 (rounding)
	0.603 value = -1	FMMD	0.469 (FPACD=0)
osz	0.201 + 0.134 if Skip		0.402 (FPACS=0)
OSZTS	0.201 + 0.134 if Skip		2.245 (average) + 0.234 (rounding)
CLID	2.144	<b>FMMS</b>	0.469 (FPACD=0)
EDSZ	0.201 + 0.134 if Skip		0.402 (FPACS=0)
ISZ	0.201 + 0.134 if Skip		0.838 (average) + 0.067 (rounding)
JMP	0.201	FMOV	0.067
JSR	0.201	FMS	0.402 (FPACD=0)
LDA	0.067		0.335 (FPACS=0)
LDB	0.067		0.771 (average) + 0.067 (rounding)
LEF	0.067	FNEG	0.268
ENQH	3.484 + 0.201 if new element is Head/Tail	FNOM	0.335 + 2 * (number of digits)
ENQT	3.685 + 0.201 if new element is Head/Tail	FNS	0.134
ESTA	0.067 (1)	FPOP	1.407
ESTB	0.067 (1)	FPSH	1.206
FAB	0.201 + 0.067 if FPACD is negative	FRDS	0.201 (truncation)
FAD	0.335 + 0.067 if opposite signs		0.335 (rounding)
AMD	0.335 + 0.067 if opposite signs	FRH	0.201
FAMS	0.335 + 0.067 if opposite signs	FSA	0.134 + 0.067 if Skip
FAS	0.268 + 0.067 if opposite signs	FSCAL	2.278
CLE	0.268	FSEQ	0.134 + 0.067 if Skip
CMP	0.536 (opposite signs)	FSGE	0.134 + 0.067 if Skip
	0.938 (SIGNs, EXPs of both are equal and	FSGT	0.134 + 0.067 if Skip
	abs FPACD  > abs FPACS )	FSLE	0.134 + 0.067 if Skip
	1.005 (SIGNs, EXPs of both are equal and	FSLT	0.134 + 0.067 if Skip
	abs FPACD  < abs FPACS )	FSMD	0.536 + 0.067 if opposite signs
	1.005 (SIGNs, EXPs, MANTs of both are	FSMS	0.536 + 0.067 if opposite signs
	equal)	FSND	0.201 + 0.067 if Skip
-DD	0.436 (FPACD=0)	FSNE	0.134 + 0.067 if Skip
	8.576 (average) + 0.804 (rounding)		0.201 + 0.067 if Skip
=DMD	0.503 (FPACD=0)	FSNM	0.201 + 0.067 if Skip
	8.643 (average) + 0.804 (rounding)	FSNO	0.201 + 0.067 if Skip
FDMS	0.536 (FPACD=0)	FSNOD	0.268 + 0.067 if Skip
	2.412 (average) + 0.469 (rounding)	=0.111	0.201 (OVF = 1)
FDS	0.469 (FPACD=0)	FSNU	0.201 + 0.067 if Skip
	2.345 (average) + 0.469 (rounding)	FSNUD	0.268 + 0.067 if Skip
FEXP	0.402 (average)	ECNUIC	0.201 (UNF = 1)
40	0.268 (FPACD=0)	FSNUO	0.268 + 0.067 if Skip
FFAS	0.871	ECC	0.201 (UNF = 1)
FMD	0.804	FSS	0.335 (opposite signs)
FHLV	0.433 (average)		+ 0.067 if same signs and FPACD <=
INT	0.268 (exponent <= 40)	ECCT	FPACS
	0.469 + 0.067 * N (40 < exponent < 48)	FSST	0.201
	n = exponent-40	FSTD FSTS	3.216 3.149
EI A C	0.536 + 0.067 * N (exponent >=48)	FSTS	
LAS LDD	0.603 + 0.067 if negative 0.067	FTD FTE	0.268 0.268
-LDD -LDS	0.067	FXTD	0.067
		FXTE	
FLMD	0.536 + 0.067 if negative		0.134
FLST	0.268	HLV	0.201

Table G-5 Execution times for microMV based instructions

LVI	0.201	LLEFB	0.134
HXL HXR	0.268	LMRF	1.273
11/11	0.134 (ACD=0)	LNADD	
INC	0.201 + 0.067 if Skip	LNADI	0.201 (1)
INC#	0.134 + 0.067 if Skip	LNDIV	1.541 (average)
INCNS	0.067	2.12.1	0.402 (dividend = 0)
IOR	0.067	LNDO	0.268 (for termination)
IORI	0.067		0.603 (no termination)
ISZ	0.201 + 0.134 if Skip	LNDSZ	0.201 + 0.134 if Skip
ISZTS	0.201 + 0.134 if Skip	LNISZ	0.201 + 0.134 if Skip
JM	0.201	LNLDA	•
JSR	0.201	LNMUL	
LCALL	0.201 + indirection, Intra-ring (same ring)		0.201 (destination or source = 0)
	2.211 + indirection, Gated Intra-ring (same	LNSBI	0.201 (1)
	ring)	LNSTA	• •
	3.149 + indirection + 0.268/argument	LNSUB	0.134
	Inter-ring	LOB	0.335 min
LCPID	2.144	202	1.340 max
LDA	0.067	LPEF	0.134
LDAF	0.067	LPEFB	0.201
LDASB	0.067	LPHY	1.474 (one level)
LDASL	0.067	E	2.278 (two level)
LDASE	0.067	LPSHJ	0.201
		LPSR	0.067
LDATS	0.067	LPTE	1.340 (one level)
LDB	0.335 (1)	LFIE	2.077 (two level)
LDSP	0.737	LRB	0.536 min (ACS=ACD)
	0.268 (ACD < Lower)	LND	1.541 max (ACS=ACD)
	0.335 (ACD > Upper) 0.603 value = -1		+ 0.067 if ACS⇔ACD
		LSBRA	
LEF	0.067	LSBRS	13.601
	0.402 + 0.067 if opposite signs	LSH	0.268
	0.402 + 0.067 if opposite signs	LSH	0.201 (ACD=0)
LFUND	0.503 (FPACD=0)	LSTB	0.067 (1)
	8.643 (average) + 0.804 (rounding)	LWADD	
LLDINI2	0.536 (FPACD=0)	LWADD	
	2.412 (average) + 0.469 (rounding)		. ,
LFLDD	0.067	LWDIV	
LFLDS	0.067	LWDO	0.335 (Dividend = 0)
LFLST	0.201	LVVDO	0.268 (for termination)
LFIVIIVID	0.469 (FPACD=0)	LWDez	0.603 (no termination)
	0.402 (FPACS=0)		0.201 + 0.134 if Skip 0.201 + 0.134 if Skip
1 EN 48 40	2.245 (average) + 0.234 (rounding)	LWISZ	·
LFIVINS	0.469 (FPACD=0)	LWLDA	
	0.402 (FPACS=0)	LWMUL	
. 501.45	0.838 (average) + 0.067 (rounding)	LWORL	0.201 (destination or source = 0)
LFSMD		LWSBI	0.201 (1)
LFSST	0.201	LWSTA	` '
LFSTD	0.067	LWSUB	
LFSTS	0.067	MOV	0.201 + 0.067 if Skip
LJMP	0.201	MOV#	0.134 + 0.067 if Skip
LJSR	0.201	MOVNS	
LLDB	0.067	MSP	0.335
LLEF	0.067		

Table G-5 Execution times for microMV based instructions

5 AL II	0.600	CNADE	1 900
MUL	0.603	SMRF SNB	1.809 0.603 + 0.067 if Skip (ACS=ACD)
	0.536 (AC0=0)	SIND	
	0.268 (AC1=0)	ONOV/D	+ 0.067 if ACS ACD
	0.335 (AC2=0)		0.134 + 0.067 if Skip
MULS	0.603	SPSR	0.067
	0.536 (AC0=0)	SPTE	2.814
	0.268 (AC1=0)	SSPT	0.134
	0.335 (AC2=0)	STA	0.067 (1)
NADD	0.067	STAFP	0.067
NADDI	0.067	STASB	0.335
NADI	0.067	STASL	0.134
<b>VBStc</b>	1.407 + 0.737 * (n-1) match found	STASP	
	n= number of elements before match	STATS	0.067 (1)
	1.139 + 0.737 * (n-1) No match	STB	0.335 (1)
	n= number of elements in queue	SUB	0.201 + 0.067 if Skip
NCLID	2.010	SUB#	0.134 + 0.067 if Skip
VDIV	1.608	SUBNS	0.067
	0.469 (dividend = 0)	SZB	0.603 + 0.067 if Skip (ACS=ACD)
NEG	0.201 + 0.067 if Skip		+0.067 if ACS⇔ACD
NEG#	0.134 + 0.067 if Skip	SZBO	0.737 (ACS=ACD)
NEGNS			+ 0.067 if ACS ACD
NFStc	1.407 + 0.737*(n-1) match found		+ 0.335 if Skip fault or Impis
	n= number of elements before match	VBP	0.402
	1.139 + 0.737*(n-1) No match	· - ·	0.335 (ring < AC1 ring)
	n= number of elements in queue		0.268 (ring < CRE)
NLDAI	0.067	VWP	0.402
NMUL	0.603	• • • • • • • • • • • • • • • • • • • •	0.335 (ring < AC1 ring)
INIOL	0.201 (destination = 0)		0.268 (ring < CRE) + 5.695 + 0.268/level
	0.268 (source = 0)		of indirection
NNEG	0.067	WADC	
	0.201 + 0.067 if Skip	WADD	
	·	WADDI	
	0.335 + 0.067 if Skip		
	0.134 + 0.067 if Skip	WADI	0.067
NSANM	0.335 + 0.067 if Skip	WANC	
	0.134 (immidiate = 0)	WAND	
NSBI	0.067	WANDI	
NSUB	0.067	WASH	,
PATU	0.402		+ 0.067 if shift left
PBX	25.728	WASHI	0.335 (shift right or count = 0)
POP	0.335 + 0.067/word		+ 0.067 if shift left
POPB	0.603	WBLM	0.402 + 0.268/word (descending)
POPJ	0.536		0.469 + 0.268/word (ascending)
PSH	0.402 + 0.067/word		(# of words < 4)
PSHJ	0.469		0.670 + 0.268/word (# of words >= 4
PSHR	0.402		and overlap of 2 or 3 words)
RSTR	0.670		0.938 + 0.034 * n + (0.067 + 0.268 * m)
RTN	0.670		(# words $\geq$ 4 and source + 1 =
RTOD	0.737		destination)
SAVE	1.005		n = # of words DIV 4
SAVZ	1.005		m = # of words MOD 4
SBI	0.067		0.670 + 0.084 * n + (0.067 + 0.268 * m)
SEX	0.067		(# words >= 4) + 0.335/word of
SGE	0.134 + 0.067 if Skip		alignment required
SGT	0.134 + 0.067 if Skip		

**Table G-5** Execution times for microMV based instructions

Inemon	ic Timing (μs)	Mnemon	ic Timing (μs)
WBP	0.402	WCTR	0.804 + 0.670/byte (xlate - compare)
	0.335 (ring < AC1 ring)		0.804 + 0.469/byte (xlate - move)
	0.268 (ring < CRE)	WDIV	2.546 (average)
WBR	0.201		2.747 (average)
			22.244 (same ring, short context block)
VDSIC	1.407 + 0.737 * (n-1) match found n= number of elements before match	WDFOF	+ 0.804 if long context block
			<del>-</del>
	1.139 + 0.737 * (n-1) no match		+1.139 if different ring
	n= number of elements in queue	WFFAD	
<b>VBTO</b>	0.536 (ACS+ACD) (1)	WFLAD	0.536 +0.067 if negative
	+0.067 if ACS⇔ACD		0.201 (zero)
<b>NBTZ</b>	0.536 (ACS=ACD) (1)	WFPOP	0.871
	+ 0.067 if ACS⇔ACD	WFPSH	0.938
<b>WCLM</b>	0.536 (ACS⇔ACD, ACS < LOW)	WFStc	1.407 + 0.737 * (n-1) match found
	+ 0.067 if ACS > HIGH		n= number of elements before matc
	+ 0.067 if skip		1.139 + 0.737 * (n-1) no match
	+ 0.067 if ACS=ACD		n= number of elements in queue
A/CRAD	0.737 + 0.469/byte	WHLV	0.201
VCMP	•		0.067
	length(string 1) <= length(string 2)	WINC	
	0.804 + 0.469 * n + 0.268 * m	WIOR	0.067
	length(string 1) > length(string 2)	WIORI	0.067
	n = number of bytes in string 2	WLDAI	0.067
	m = 4 * (length(string 1) -	WLDB	0.335 (1)
	length(string 2))	WLOB	0.402 min
	+ 0.067 if opposite signs		1.474 max
	0.737 + 0.268/byte (string 1 blank)	WLRB	0.469 (ACS=ACD min)
	0.871 + 0.268/byte (string 1 blank)		2.546 (ACS=ACD max) +0.067 if
WCMT	0.871 + 0.469/byte (AC2=AC3)		ACS⇔ACD
VV CIVII	0.938 + 0.536/byte (AC2\$\rightarrow{AC3})	WLSH	0.201 (shift left) + 0.067 if shift right or
	· · · · · · · · · · · · · · · · · · ·	WESTI	, ,
WCMV	0.536 (destination length = 0)	14/1 01 11	count=0
	0.871 + 0.201/byte (source length = 0)	WLSHI	0.201 (shift left) + 0.067 if shift right or
	1.005 + 0.402/byte (destination descending		count=0
	or len(destination) < 16)	WLSI	0.067
	+ 0.067 if AC1 negative	WMESS	0.536 (successful)
	1.072 + 0.402/byte (source descending)		0.469 (unsuccessful)
	0.871 + 0402/byte (len(source) <	WMOV	0.067
	length(destination))	WMOVR	0.067
	+0.134 + 0.201/byte if padding with	WMSP	0.335
	blanks, both ascending,	WMUL	0.536
	length(both) > 16, length(source) >=		0.134 (destination=0)
	- · · · · · · · · · · · · · · · · · · ·		0.201 (source=0)
	length(destination), word aligned	WMULS	
	2.211 + 0.017/byte + 0.402 * n (one word	WINIOES	
	apart) n= number of bytes MOD 4		0.469 (AC0=0)
	2.278 + 0.017/byte + 0.402 * n (two words		0.268 (AC1=0)
	apart)		0.335 (AC2=0)
	1.675 + 0.402/byte (three words apart)	WNADI	0.067
	2.010 + 0.042/byte + 0.402 * n (four or	WNEG	0.067
	more words)	WPOP	0.067 + 0.067/word
WCOB	3.417	WPOPB	0.536 +1.541 if different rings
	0.134 (all zeros)		+0.067 if not aligned
wсом	0.067	WPOPJ	
	0.536 + 0.469/byte	WPSH	0.134/word
WCST	•		
	+ 0.067 if negative		1.273 + 0.871 if different rings
	+ 0.067 delimiter is last character in	WRTN	0.536 + 1.551 if different rings
			+ 0.067 if not aligned
	string		0.201 + 0.067 if Skip

**Table G-5** Execution times for microMV based instructions

WSANA WSANM	0.335 + 0.067 if Skip	XFLDD	0 067	
WSANM	0 134 + 0 067 if Skin		0.00.	
	0.134 + 0.067 if Skip	XFLDS		
	0.335 + 0.067 if Skip	XFMMD		(FPACD=0)
	0.134 (immediate = 0)		0.402	(FPACS=0)
	0.469 (non-aligned)			(average) +0.234 (rounding)
	0.536 (aligned)	XFMMS		(FPACD=0)
	0.469 (aligned or non-aligned, OVK clear)			(FPACS=0)
	0.536 (non-aligned, OVK set)			(average) +0.070 (rounding)
	0.067			+ 0.067 if opposite signs
	0.134 + 0.067 if Skip			+ 0.067 if opposite signs
	0.134 + 0.067 if Skip	XFSTD		
	0.134 + 0.067 if Skip	XFSTS	0.067	
	0.134 + 0.067 if Skip	XJMP	0.201	
	0.134 + 0.067 if Skip	XJSR	0.201	
	0.134 + 0.067 if Skip	XLDB	0.067	
	0.134 + 0.067 if Skip	XLEF	0.067	
	0.134 + 0.067 if Skip	XLEFB	0.134	
	0.134 + 0.067 if Skip	XNADD		
	0.134 + 0.067 if Skip	XNADI		
	0.603 ACS ACD	XNDIV		(average)
	0.536 ACS=ACD + 0.067 if Skip	VNDO		(dividend = 0)
	0.134 + 0.067 if Skip	XNDO		(termination)
	0.134 + 0.067 if Skip	VNDCZ		(no termination)
	0.536 (aligned)	XNISZ		+ 0.134 if Skip
	0.603 (non-aligned)	XNLDA		+ 0.134 if Skip
	0.536 (aligned)	XNMUL		
	0.603 (non-aligned)	XINIVIOL		(source or destination = 0)
	0.335 (1)	XNSBI		•
	0.067		0.201	* *
	0.603 ACS⇔ACD 0.536 ACS=ACD + 0.067 if Skip	XNSUB	0.134	
	0.804 ACS⇔ACD	XOP0	1.273	
	0.737 ACS=ACD + 0.335 Skip fault or IMPIS	XOR	0.067	
	0.134 + 0.067 if Skip	XORI	0.067	
	0.134 + 0.067 if Skip	XPEF	0.134	
	0.134 + 0.067 if Skip	XPEFB	0.201	
	0.134 + 0.067 if Skip	XPSHJ	0.201	
	0.201	XSTB	0.067	
	1.407	XWADD		
	0.067	XWADI		
WXORI				S (average)
	0.201 + indirection, Intra-ring (same ring)	XIII		(dividend = 0)
	2.211 + indirection, Gated Intra-ring (same	XWDO		3 (termination)
	ring)	х		3 (no termination)
	3.149 + indirection + 0.268/argument	XWDS7		+ 0.134 if Skip
	inter-ring			+ 0.134 if Skip
хсн	0.201	XWLDA		•
	8.643	XWMUL		
	0.402 + 0.067 if opposite signs	,		(destination or source = 0)
	0.402 + 0.007 if opposite signs	XWSBI		•
	0.503 (FPACD=0)	XWSTA		
	8.643 (average) + 0.804 (rounding)	XWSUB		
	0.536 (FPACD=0)	ZEX	0.067	
	2.412 (average) + 0.469 (rounding)	/	5.001	

(concluded)

## Index

Within the index, the page number refers to the first page for an entry (even if the subject spans multiple pages). Instruction mnemonics are printed in boldface type (such as INTEN); instruction names are printed with initial capital letters (such as I/O Interrupt Enable). 16-bit. See ECLIPSE 16-bit

Absolute addressing 1-11 Access I/O 8-3 memory 1-8 operand 1-13 page 9-9 validation 9-9 segment 9-2 Accumulator instruction, execute 5-2Accumulators fixed-point 1-2, 1-3floating-point 1-3, 1-4 Adding a data element to queue 6-4 Addition instructions fixed-point 2-4 floating-point 3-7 Address absolute 1-11 base register 1-12 bit 1-17 ECLIPSE 16-bit 10-10, 10-11 BMC modes 8-23 byte 1-16 ECLIPSE 16-bit 10-9, 10-10 effective 1-12, 1-13 ECLIPSE 16-bit 10-9 load, instructions 2-21 resolution 1–10 generator 1-23 indirect 1-12 indirect field 1-12 logical 1-8 format 9-6 space 1-7, 1-8modes 1-11 relative 1-12 translation 9-2, 9-6unit 1-23 word, ECLIPSE 16-bit 10-8, 10-9 wraparound 5-1

ALARM 8-53 Alarm clock 8-50 instructions 8–50 Alarm instruction, Set 8-53 Aligning floating-point mantissas 3-5 ALU. See Arithmetic logic unit Appending floating-point guard digits 3-5 Architectural clocks 1-24, 8-49 Arithmetic decimal 2-15 floating-point, operations 3-5 instructions decimal 2-20 fixed-point 2-4 floating-point 3-7 logic unit 1-23 ASCII fault codes 5-20 data 5-19, 5-21, 5-22 servicing 5-19 manipulation. See Byte manipulation Attribute block, graphics 7-13 ATU. See Address translation unit

## В

Base register address 1-12 segment 5-11 Base-level interrupt processing 8-12 Binary fixed-point operations 2-2 Bit address 1-17 ECLIPSE 16-bit 10-10, 10-11 data 1-16 instructions fixed-point 2-13 modified 9-10 referenced 9-10 least significant 1-2 manipulation, fixed-point 2-13 modified 9-9 most significant 1-2 pattern 1-2 pointer 1-16 format 1-17 referenced 9-9 reserved 1-2

Bitmap, graphics	instructions 5-6
and forms 7-5	sequence 5–9
physical, definition 7-5 virtual	sequence 3-9
definition 7–5	Carry
windowing with 7–5	ECLIPSE 16-bit corresponding bits 10-3
	fixed-point
<b>BKPT</b> 5-6	initializing instructions 2–7
Block	operations 2-7
counter, device controller 8-31	flag 2-7
diagrams	Central processor 1–20, 8–36
microMV, 1-24	device control flags 8-36
system, 1–19	identification 9-10
standard return	ECLIPSE 16-bit 10-18
narrow 10-5	instructions 8–37
wide 4-6, 5-5	Halt 8-45
BMC	I/O 8-37
address modes 8-23	identification 9–10
maps 8-23	multiple units 8-88
instructions 8–22	-
registers 8-25	Channel
slot 8–26	burst multiplexor 8-20
status registers A-9	data 8–20
see also Burst multiplexor channel	I/O
Boot clock 8-59	controllers 8-2
Bounding rectangle, graphics 7-6	instruction
	Reset 8–41
Breakpoint handler, return from 5-6	Select 8–39
instruction 5-6	register
	definition 8–26 mask 8–27
Building a queue 6-2	status 8–27
Burst multiplexor channel 1-6, 1-27, 8-20	status 6-27
bandwidths 1–27	Character, graphics
burst counter, 8–32	color 7-14, 7-17
control, 8–4	control 7-14, 7-17
I/O 8-1	drawing attributes 7–17
latency, 8-35	fonts 7–17
Busy flags 8–7	CIO 8-22
Byte	
address 1-16	CIOI 8-22
ECLIPSE 16-bit 10-9, 10-10	Clippable area, graphics 7-25
data 1–14	**
decimal data formats 2-15	Clock
decimal operations 2-15	alarm 8–50
instructions	instructions 8–50
move 2-19	architectural 8–49
skip 2–21	boot 8–59
swap 2-8	real-time 8-63
manipulation 2–15	device flag control 8-63 instructions 8-63
pointer 1–14, 1–16	system 1–30
format 1–15	time-of-day 8-50
	time-slice timer 8-54
C	Codes, fault
	and status B-1
Cache	decimal/ASCII 5-20
data 1-23	I/O devices E-1
form 7-21	multiple central processing units 8-93
tag 7-21	wide stack 5-24

Color, graphics	cache 1-23
character 7–14, 7–17 descriptors 7–20	channel 1-27, 8-20
line 7-14, 7-16	bandwidths 1–27
style 7-14, 7-16	I/O 1-6, 8-1
Combination rule, graphics 7–13, 7–14, 7–15	control, 8–4
	latency, 8–35
Communications controllers 1–28	doubleword 1–14
Computation	element, queue 6-1
fixed-point $1-2$ , $2-1$	fault
floating-point 1-3, 3-1	ASCII 5-21, 5-22
Context block formats F-1	decimal 5–21, 5–22 decimal/ASCII 5–19
Contiguous line segments, graphics 7-16	servicing 5–19
Control register, CPU dedication 8-28	type 2–22
Control panel, 1–29	formats
-	byte and decimal 2-15
Control Store, Load instruction D-1	fixed-point $2-2$ , $2-12$
Controller	floating-point 3-2
device 8-2, 8-29	type indicator 2–15
registers 8-29	register 8-31
I/O channel 8–2	structures, graphics 7-9
Conversion instructions	transfer
fixed-point 2-3	I/O 8-22
fixed-point to floating-point and store 2-20	initialization 8–3
floating-point 3-3	latency 8–33
binary 3-3	type
decimal 3–3	decimal and byte 2–17 indicator format 2–16
Coordinate system, graphics 7-7	wide stack instructions 4–5
Coordinates, graphics	word 1–14
conversion 7–8	word-oriented 1-14
physical 7-7	DCH
user 7–7	maps 8-23
virtual 7–7	instructions 8–22
Counter, program 5-1	registers 8-25
	slot 8–26
CPU	status registers A-9
dedication control register 8–28 identification A–9	see also Data channel
	Decimal
multiple units. See Multiple central processing units	arithmetic 2–15
Skip instruction 8–48	example 2-23
see also Central processor	data
-	fault 5-21, 5-22
Current ring of execution 5–9	packed format 2-18
Current segment 1–9	unpacked format 2-18
Cursor descriptor 7–17	instructions
cross-hair 7-18, 7-19	arithmetic 2-20
image 7-18, 7-19	shift 2–21
	packed string 2-16
	unpacked 2-16
ח	Decimal and byte
U	data
Data	formats 2–15
Data	types 2–17
bit 1–16	instructions, move 2–19
byte 1–14	operations 2–15

Decimal/ASCII, fault	Doubleword
codes 2-22, 5-20	data 1–14
data 2–22, 5–19	definition 1–2
servicing 5–19 ECLIPSE 16-bit 10–6, 10–17	Drawing attributes, graphics
Decrement and skip instructions, fixed-point	character 7–17 line 7–16
2-6	
Demand paging 1-8, 9-9	DRP. See Diagnostic remote processor
<b>DEQUE</b> 6-6, 6-7	
Destination segment 1-9	
Device	_
access, I/O 8-2	E
codes E-1	
controller, 8-2, 8-29	<b>ECLID</b> 10–18, A–9
block counter, 8-31	ECLIPSE 16-bit
data transfer latency, 8-33	addressing
flag, status, 8–30	bit 10–10, 10–11
programming, 8–32	byte 10-9, 10-10
register	effective 10–9
BMC burst counter, 8–32	word 10-8, 10-9
control, 8-30	CPU identification 10-18
data, 8-31	compatible instructions 1–8
memory address, 8-32	corresponding bits
status, 8–30	Carry 10-3
registers, 8-29	fixed-point accumulators 10-2
word counter, 8-31	floating-point accumulators 10-2
external, definition 8-2	status register 10–2
flag, control	processor status register 10-2
central processor 8-36	program counter 10-3
power supply controller 8-80	registers 10-3, 10-4
programmable interval timer 8-60	wide stack registers 10-2
real-time clock 8-63	fault 10-6
SCP 8-68	decimal/ASCII 10-6, 10-17
TTY 8-65 I/O	floating-point 10-6
	handling 10–17
control table 8–16 flags 8–7	floating-point, numerical algorithms 10-14
integral 8-36	instructions 10–7
internal, definition 8-1	ECLIPSE MV/Family compatibility 10–8
management 1-6, 8-1	fixed-point 10-12
maps, I/O 8-22	floating-point 10-13
timing 8-49	memory reference 10-8 program flow 10-15
Diagnostic	stack 10–16
remote	interrupts 10-6
communications 1–29	I/O 10-6
processor 1-28	page zero memory 10-18
troubleshooting 1–29	program
Disable instruction, I/O Interrupt 8–46	expansion 10-6
•	flow 10–17
Displacement field 1-11	programming 10-1 registers 10-2
Division instructions	reserved memory 10–18
fixed-point 2-6	stack 10-5
floating-point 3-8, 3-9	subroutine expansion 10-7
Done flags 8–7	Edit
DO-loop, instructions 5-3	instruction, wide 5-7
example 5-3	subprogram instructions 2–20
1	

Effective address 1–12, 1–13	instructions, Set Time-Slice Handler 8-58
ECLIPSE 16-bit 10-9	mask
instructions 2–21	floating-point 5-18
resolution 1–10	overflow 1–3
Enable instruction, I/O Interrupt 8-47	nonprivileged, sequence 5-16
Enable/Disable Error Reporting instruction, SCP	overflow
8–71	fixed-point $5-17$
<b>ENQH</b> 6-7	narrow stack 5-24
ENQT 6-5, 6-7	page 9-11, 9-12
	privileged 9-11
Erasing graphics objects 7-15	protection 9–13
ERCC, 1–25	return block
Error	narrow 5–22
checking and detection, 1-25	wide 5-21
logging, 1–29	
Execute accumulator instruction 5–2	stack 5-23
	narrow 5–24
Execution, instruction times G-1	operations 5–24
Expanding an ECLIPSE 16-bit	sequence 5-25
program 10-6	wide $4-8$
subroutine 10–7	operations 5–23
External device definition 8–1	overflow 5–23
2	sequence 5–23
	underflow 5–23
F	types 5–16
Г	Final interrupt processing 8-14
Fault 1–18	Fixed-point
ASCII, data 5–21	accumulators 1–2, 1–3
codes	ECLIPSE 16-bit corresponding bits 10-2
and status B-1	binary operations 2-2
decimal/ASCII 2-22, 5-20	bit manipulation 2–13
protection 9–15	Carry operations 2–7
wide stack 5-24	computation 1-2, 2-1
data	data formats 2-2, 2-12
	fault
ASCII 5-21, 5-22	overflow 2–10, 5–17
decimal 5-21, 5-22 decimal/ASCII	servicing 5-17
data 2–22, 5–19	graphics, overflow 7-25
	instructions
servicing 5–19	addition 2–4
ECLIPSE 16-bit 10-6, 10-17	arithmetic 2–4
ECLIPSE 16-bit 10-6	bit 2–13
fixed-point overflow 2-10	Carry initializing 2-7
servicing 5–17	conversion to floating-point 2-20
flag, overflow 1-3	
	decrement and skin 2-6
	decrement and skip 2-6
floating-point 3-12, 5-18	division 2-6
ECLIPSE 16-bit 10-6	division 2–6 ECLIPSE 16–bit 10–12
ECLIPSE 16-bit 10-6 overflow 1-4	division 2–6 ECLIPSE 16–bit 10–12 increment and skip 2–6
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23 sequence 7-22, 7-23	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14 move 2-3
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23 sequence 7-22, 7-23 handler	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14 move 2-3 multiplication 2-5
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23 sequence 7-22, 7-23 handler protection, user 9-17	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14 move 2-3 multiplication 2-5 precision conversion 2-3
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23 sequence 7-22, 7-23 handler protection, user 9-17 stack	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14 move 2-3 multiplication 2-5 precision conversion 2-3 shift 2-7, 2-14
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23 sequence 7-22, 7-23 handler protection, user 9-17 stack narrow 5-25	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14 move 2-3 multiplication 2-5 precision conversion 2-3 shift 2-7, 2-14 skip 2-9, 2-14
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23 sequence 7-22, 7-23 handler protection, user 9-17 stack narrow 5-25 wide 5-24	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14 move 2-3 multiplication 2-5 precision conversion 2-3 shift 2-7, 2-14 skip 2-9, 2-14 skip on condition 2-9
ECLIPSE 16-bit 10-6 overflow 1-4 servicing 5-18 underflow 1-4 graphics, handling 7-22, 7-23 sequence 7-22, 7-23 handler protection, user 9-17 stack narrow 5-25	division 2-6 ECLIPSE 16-bit 10-12 increment and skip 2-6 logical 2-13 shift 2-14 skip 2-14 move 2-3 multiplication 2-5 precision conversion 2-3 shift 2-7, 2-14 skip 2-9, 2-14

Fixed-point (continued)	mantissa 3–2
logical operations 2–12	numerical algorithms, ECLIPSE 16-bit 10-14
processor status register 2-10	registers 1-3
two's complement format 2-2	result
Flag	storing 3–6
Busy 8-7	truncating or rounding 3–6
Carry 2-7	sign bit 3-2
· · · · · · · · · · · · · · · · · · ·	status register 1-3, 1-4, 3-12, 5-18, G-3
device control	unit 1–24
central processor 8-36	
power supply controller 8–80	ECLIPSE 16-bit corresponding bits 10-2
programmable interval timer 8-60	Form
real-time clock 8-63	and bitmaps, graphics 7–5
SCP 8-68	attributes 7–13, 7–14
TTY 8-65	cache 7–21
<b>F</b> 1 (	miss 7-21
Flag (continued)	tag 7-21
Done 8-7	descriptor 7–9
IXCT 5-6	contents 7–10, 7–11
interrupt $8-7$ , $8-8$	definition 7–3
disable, device controllers 8–18	
I/O devices 8-7	graphics 7–4
OVR 5-17	data structures 7–4
powerfail 8-7	ID definition 7-4
status, device controller 8–30	ID, user's 7–21
status, device controller o 50	mask 7-12
Floating-point	FPSR 3-13
accumulators 1-3, 1-4	see also Floating-point status register
ECLIPSE 16-bit corresponding bits 10-2	FPU. See Floating-point unit
aligning the mantissas 3-5	
appending guard digits 3-5	Frame pointer, narrow 10-5
arithmetic operations 3–5	Front panel 1–30
calculating and normalizing the result 3-6	FTD 5-18
	FTE 5-18
computation 1–3, 3–1	
data formats 3-2	Functional capabilities 1-2
exponent 3-2	<b>FXTD</b> 5–17
fault 5–18	<b>FXTE</b> 5–17
and status 3–12	
ECLIPSE 16-bit 10-6	
mask 5-18	G
return block	d
narrow 5–19	Gate
wide 5-18	array 5-9
servicing 5-18	format 5 10
instructions	format 5–10
hardware assist, 1–23	bracket 5–11
addition 3-7	General I/O instructions 8-6
arithmetic 3–7	GIS. See Graphics instruction set
conversion 3–3	Glossary Glossary-1
binary 3–3	Graphics
decimal 3-3	attribute block 7–13
from fixed-point and store 2-20	bitmap
division $3-8$ , $3-9$	physical 7–5
ECLIPSE 16-bit 10-13	virtual 7–5
intrinsics 3–10, 3–11	bounding rectangle 7-6
move 3-4	character
multiplication 3-8	color 7–14, 7–17
skip 3–9	control 7-14, 7-17
skip on condition 3–9	drawing attributes 7–17
status register 3–12	fonts 7–17
subtraction 3–7	clippable area 7–25
Subtraction 3-7	chippaole area 1-23

Graphics (continued)	Handler
color	breakpoint, return from 5-6
descriptors 7–20	fault
line $\tilde{7}$ –14	protection, user 9-17
combination rule 7–13	stack
coordinate system 7–7	narrow 5-25
coordinates	wide 5-24
conversion 7–8	Hardware summary 1–19
physical 7–7	Hex shift instructions 2-21
user 7–7	TION SITTLE MISCHAGUISTIS 2 21
virtual 7–7	
cursor descriptor 7-17	j .
cross-hair 7-18, 7-19	
image 7-18, 7-19	
	I/O
data structures 7–9	access 8-3
erasing objects 7-15	segment base register 8-3
Graphics (continued)	burst multiplexor channel 1-6, 8-1
fault	bus 1-25, 1-27, 8-2
fixed-point overflow 7-25	
	channel 8-20
handling 7-22	controllers $1-25, 1-26, 8-2$
overdraw condition 7-25	multiple $8-39$ , $8-41$
form 7–4	multiple central processing units 8-91
and bitmaps 7–5	register
attributes 7-13, 7-14	definition 8-26
cache 7–21	mask 8-27
data structures 7–4	status 8–27
descriptor 7–9	communication 8–2
contents 7–10	multiple central processing units 8-91
ID 7-4	data channel 1–6, 8–1
mask 7–12	data transfers 8-4, 8-22
instruction set 1-6	control 8-4
instructions 7–1	device
format 7–2	access 8-2
interrupts 7–21	codes E-1
line	control table 8–16
color 7–16	flags 8-7
control 7–14, 7–16	integral 8–36
drawing attributes 7–16	maps 8-22
style 7–14, 7–16	instructions
local origin 7-6	burst multiplexor channel, maps 8-22
management 1-6, 7-1	central processor 8–37
operation mask 7–13, 7–14	Channel Reset 8–41
palette sharing 7–12	
	Channel Select 8-39
rectangle	data channel, maps 8-22
descriptor 7–6, 7–12	general 8–6
contents 7–13	Interrupt
list $7-6, 7-12$	Acknowledge 8-42
tiling 7–12	Disable 8–46
undrawing objects 7-15	Enable 8-47
user's form ID 7-21	Mask Out 8–44
windowing 7-5	
windowing 7-3	Reset 8–43
Guard digit, floating-point 3-5	interrupt 8–8
· ·	ECLIPSE 16-bit 10-6
	multiple central processing units 8-91
L	servicing 8-10, 8-11
Н	vectored 8-12
	primary asynchronous line 8-65
<b>HALT</b> 8-45	programmed 1-6, 8-4
Halt instruction 8–45	registers $8-3$ , $8-25$

I/O (continued)	processing
Skip 8–8	base-level 8-12
instruction 8-17	final 8–14
system 1-24, 1-27	intermediate-level 8-14
validity flag 1–18	servicing $8-10$ , $8-11$
transfer sequence 8-21	vectored 8-12
vector table 8-14, 8-15	instructions 8–9
Identification, central processor 9-10	I/O
ECLIPSE 16-bit 10-18	Acknowledge 8–42 Disable 8–46
instructions 9–10	Enable 8-47
IIS. See Intrinsic instructions	multiple central processing units 8–91
INTA 8-17, 8-42	priority 8–18
INTDS 8-46	handler 8–19
INTEN 8-18, 8-47	mask 8-19
Increment and skip instructions, fixed-point 2-6	service routines 8–17
Index field 1–11	Interval timer, programmable 8-60
	Intra-processor communication, multiple central
Indirect, address 1–12	processing units 8–92
field 1–12	Intrinsic instructions 3–10, 3–11
protection violation 1–12	format 3-10, 3-11
Indivisible instructions, multiple central	Inward segment crossing sequence 5-11, 5-13
processing units 8–90	IOC. See I/O channel controllers
Information transfer, types 8–4	ION. See Interrupt flag
Initial processor 8–88	IORST 8-43
Initialization	IXCT flag 5-6
multiple central processing units 8-88	TACT hag 5-0
powerup 1–28	
processor 1–30	J
wide stack 4–7	Jump, instructions 5-2
Input/output subsystem, 1-26	to subroutine 5–6
Instructions	to subtodime to t
compatibility, ECLIPSE MV/Family 10-8	ı
ECLIPSE 16-bit compatibility 1-8	L
execution times G-1	LCALL 5-6, 5-9, 5-10, 5-11, 5-12
interruption 8-9 interrupts, graphics 7-21	LCPID A-9
memory reference 1-8, 1-10	LCS. See Load Control Store instruction
pipeline 1–21	
processor 1–22	Line, graphics color 7–14, 7–16
status register 2–10	contiguous segments 7–16
resumable 8-9	control 7–14, 7–16
unimplemented 9-17	drawing attributes 7–16
Integral devices, I/O 8-36	style 7–14, 7–16, 7–17
Intermediate-level interrupt processing 8-14	Links, queue 6-2
Internal device definition 8-1	backward 6-2
	forward 6–2
Interrupt Acknowledge 8–17	<b>LJSR</b> 5-6
disable flag, device controllers 8–18	Load
ECLIPSE 16-bit 10-6	Character Buffer instruction 8-67
flag 8-7, 8-8	Control Store instruction D-1
graphics instructions 7–21	effective address instructions 2-21
Ĭ/O 8-8	map, from I/O device 8-24
ECLIPSE 16-bit 10-6	Local origin, graphics 7-6

Logical	microMV
address 1-8	block diagram, 1-21
format 9–6	memory support, 1–24
space $1-7, 1-8$	multiprocessor support, 1-24
fixed-point	processor, 1–20
instructions 2–13	Microsequencer 1-22
shift 2–14	Modified bit 9-9
skip 2–14	instructions 9–10
operations 2–12	Move instructions
memory 9-2	byte 2–19
LPHY 8-22	decimal and byte 2-19
<b>LPTE</b> 9–4	fixed-point 2-3
LSBRA 9-2	floating-point 3-4
LSBRS 9-2	MSKO 8-8, 8-18, 8-19, 8-44
LOBRO 7 L	Multiple central processing units 8–88 error codes 8–93
M	communication 8–91 interrupt handling 8–91
Main systems 1-20	initialization 8-88
Mantissa, aligning floating-point 3-5	instructions 8–92 indivisible 8–90
MAP. See Memory allocation and protection	serializable 8–90
Map, loading, from I/O device 8-24	uninterruptible 8-90
Mask	intra-processor communication 8-92
interrupt, priority 8-19	memory views 8-90
Out, instruction 8-8, 8-44	multiple I/O channels 8–91
Memory	operation 1–24
accessing 1-8	Multiplication instructions
address register, device controller 8-32	fixed-point 2-5
addressing, 1–24	floating-point 3-8
allocation and protection 8–22	• •
control unit 1–25	N
cycle time, 1–26	NT
logical 9-2	Narrow
management $1-7$ , $9-1$	frame pointer 10-5
modules 1–26	return block 10-5
page zero 9-18	fault 5–22
ECLIPSE 16-bit 10-18	floating-point 5-19
locations	stack 10-5
segment 0 9-19	definition 1–5, 4–1
segment 1 through 7 9-20	fault
physical 9-2	handler 5–25
reference	operations 5–24
instructions 1–8, 1–10	overflow 5-24
byte addressing format 1–10, 1–11	return block 5-25
ECLIPSE 16-bit 10-8	sequence 5–25 limit 10–5
word addressing format 1-10	
validity 1–18	pointer 10-5
reserved 9-18	NCLID 10-18, A-9
ECLIPSE 16-bit 10-18	Nonprivileged fault, sequence 5-16
locations C-1	
segment 1-5	O
see also Segment	One level meetable 0.6.0.7
state area 9-21	One-level pagetable 9-6, 9-7
support, microMV, 1–24	Operand access 1-13
system 1–25	Operation mask, graphics 7-13, 7-14
views, multiple central processing units 8–90	OVK mask 5-17

OVR flag 5-17	Powerup 1–28
Overdraw condition, graphics 7-25, 7-26, 7-27	Priority interrupt 8–18
Overflow, fault	handler 8–19
fixed-point 2-10, 5-17	mask 8-19
graphics 7–25	Primary asynchronous line 8-65
flag 1–3	Privileged faults 9–11
floating-point 1-4 mask 1-3	Processor
stack	central 8-36
narrow 5-24	initial 8–88
wide 4-8, 5-23	initialization 1–30
disabling 4-8	instruction 1–22 interrupt servicing 8–10
· ·	microMV 1-20
Р	state block, multiple central processing units
Γ	8–89
Packed decimal	status register 1-2, 1-3, 5-17, 8-9
data format 2–18	ECLIPSE 16-bit corresponding bits 10-2
string 2–16	fixed-point 2-10
Page	instructions 2–10
access 9-2, 9-9	Program
validation 9–9 definition 1–8	control
fault 9–11	segment transfer instructions 5-9
sequence 9–12	transferring to another segment $5-9$ , $5-10$ counter $1-5$ , $5-1$
frames 9-4	ECLIPSE 16-bit corresponding bits 10-3
protocols 1-9	format $1-5$ , $1-6$
zero	expansion, ECLIPSE 16-bit 10-6
ECLIPSE 16-bit 10-18	flow
memory 9-18	ECLIPSE 16-bit 10-17
locations C-1	instructions 10–15
segment 0 9-19 segment 1 through 7 9-20	management $1-5$ , $5-1$ related instructions $5-2$
Pagetables 9-4	
entry 9-4, 9-5	Programmable interval timer 1-20, 8-60 device flag control 8-60
one-level 9-6, 9-7	instructions 8-60
two-level 9-6, 9-8	Read Count 8–61
Paging, demand 9-9	Specify Initial Count 8-62
Palette sharing, graphics 7-12	Programmed I/O 1-6, 8-1
<b>PBX</b> 5-6, 8-9	control 8-4
PC. See Program counter	instruction 8–6, 8–17
Physical	latency 8-33
bitmap, graphics, definition 7-5	Protection
memory 9-2	capabilities 1–18 faults 1–18
Pipeline, instruction 1–21	violation 9–13
<b>PIO</b> 8-6, 8-17	codes 9-15
PIT. See Programmable interval timer	handler, user 9-17
Pointers, trojan horse 5-14	indirect address 1-12
Power supply controller 1–28, 8–80	priorities 9–13
device flag control 8-80	return block 9-15
instructions 8-81	sequence 9-13, 9-16
Read Data From U/PSC 8-86	Protocols
Request Data From U/PSC 8-85	page 1–9 segment 1–9
Write Data to U/PSC 8-82 interface 1-30	PRTRST 8-41
	PRTSEL 8-20, 8-39
Power system 1–28 Powerfail flag 8–7, 8–48	PSC 1-28, 8-80
TOWEITAII IIAg 0-1, 0-40	150 1-20, 0 00

PSR. See Processor status register	ECLIPSE 16-bit 10-2
PTE. See Pagetables, entry	corresponding bits 10-3, 10-4
	fields A-1
Ω	floating-point 1-3
Q	status 1-3, 1-4, 3-12, 3-13, 5-18 I/O 8-3, 8-25
Queue	channel
building 6-2	definition 8–26
data element 6–1	mask 8-27
definition 1-6, 6-1	status 8–27
descriptor 6-3	least significant bit 1-2
empty queue 6-3	most significant bit 1-2
examples 6-3	processor status 1-2, 1-3, 2-10, 5-17
head 6-1	segment base 1-8, 5-11, 9-2, 9-3
instructions 6–7	wide stack 4-3
links 6–2	format 4–3
management 1-6, 6-1	instructions $4-4$ , $4-5$
setting up and modifying 6-3	management 1-5
tail 6–1	Relative addressing 1-12
R	Remote diagnostic communications 1-29
Read	Removing a data element 6-6
Character Buffer instruction 8-66	Request Data From U/PSC instruction 8-85
Count instruction, PIT 8–61 Data From U/PSC instruction 8–86	Reserved bits 1–2
Switches instruction 8–38	Reserved memory 9-18
Time of Day instruction 8-51	ECLIPSE 16-bit 10-18
Time–Slice instruction 8–55	locations C-1
<b>READS</b> 8–38	page zero 9-18
Real-time clock 1-29, 8-63	state area 9-21
device flag control 8-63	Reset instruction
instructions 8-63	I/O 8-43
Select RTC Frequency 8-64	I/O Channel 8–41
Rectangle, graphics	Resumable instructions 8-9
bounding 7–6	Return
descriptor 7–12	breakpoint handler 5-6
contents 7–13 definition 7–6	SCP Status instruction 8–78.1
list 7–12	subroutine 5–14
definition 7–6	instructions 5–6
use of 7-6	wide, instruction sequence 5-15
Referenced bit 9–9	Return block
instructions 9–10	fault
Register 1–2	narrow 5–22
base address 1–12	floating-point 5-19
BMC 8-25	stack 5-25
slot 8–26	protection 9–15
CPU dedication control 8-28	wide 5-21
DCH 8-25	floating-point 5-18
slot 8–26	stack 5-23
device controller 8–29	standard 5–5 narrow 10–5
BMC burst counter, 8–32 control, 8–30	standard 10-5
data, 8-31	wide
memory address, 8-32	stack, instructions 4-6
status, 8–30	standard 4-6
·	

Ring	<b>SPTE</b> 9-4
current, execution 5-9	<b>SSPT</b> 9-21
definition 1–7	<b>STOD</b> 8-52
RTC. See Real-time clock	<b>STS</b> 8–56
<b>RTOD</b> 8–51	<b>STSFH</b> 8–58
<b>RTS</b> 8–55	Stack
	definition 1–5, 4–1
S	ECLIPSE 16-bit 10-5
3	management 1-5, 4-1 narrow 10-5
SBR. See Segment base registers	definition 4–1
SCP	fault
device control flag 8-68	handler 5–25
instructions 8–68	operations 5–24
Enable/Disable Error Reporting 8–71	overflow 5–24 return block 5–25
Return SCP Status 8-78.1 protocol 8-68	sequence 5-25
see also System control processor/program	instructions, ECLIPSE 16-bit 10-16
Scale factor. See Data type indicator format	limit 10-5
Segment	pointer 10-5
access 9-2	wide base 4-3
base register 1-8, 5-11, 9-2, 9-3	definition 4–1
I/O access 8-3	example 4-7, 5-7, 5-8
crossing sequence, inward 5-11, 5-13 current 1-9	fault 4-8, 5-23
definition $1-5$ , $1-7$	codes 5–24
destination 1–9	handler 5–24 operations 5–23
instructions, program control transfer 5-9	overflow 5–23
other 1–9	return block 5-23
protocols 1–9	sequence 5–23
see also Gate array Select RTC Frequency instruction 8-64	underflow 5-23
- · · · · · · · · · · · · · · · · · · ·	frame pointer 4–4 initializing 4–7
Serializable instructions, multiple central processing units 8–90	instructions
Set	data 4–5
Alarm instruction 8–53	register $4-4$ , $4-5$
Time of Day instruction 8-52	return block 4–6 limit 4–3
Time-Slice Fault Handler instruction 8–58	management registers 1-5
Time-Slice instruction 8-56	parameters 4-2
Shift instructions decimal 2-21	pointer 4-4
fixed-point 2-7, 2-14	register 4-3
Sign extend, fixed-point 2-2	format 4–3
Size indicator. See Data type indicator format	Standard return block narrow 10–5
Skip instructions 5–2, 5–3	wide 4-6, 5-5
byte 2-21	State area 9-21
CPU 8-48	State block, multiple CPUs 8-89
example 5-3	Status
fixed-point 2-9, 2-14	codes, and fault B-1
floating-point 3-9 on condition	flags 1-3
fixed-point 2-9	and register, device controller 8-30
floating-point 3-9	register floating-point 1-3, 1-4, 3-12, 3-13, 5-18
SKP CPU 8-48	instructions 3–12
<b>SKPt</b> 8–8, 8–17	processor 1-2, 1-3, 2-10, 5-17
Specify Initial Count instruction, PIT 8-62	Store State Pointer instruction 9-21

Subroutine 5-4	I wo's complement
call sequence 5–9	format 2–2
expansion, ECLIPSE 16-bit 10-7	fixed-point 2-2
instructions 5–5	precision 2-2
call 5-6	Two-level pagetable 9-6, 9-8
jump to 5-6	• •
return from 5-6	Type indicator. See Data type indicator format
sequence 5-5	
return 5–14	11
	U
Subtraction instructions	II. dantia famile
fixed-point 2-5	Underflow, fault
floating-point 3-7	floating-point 1-4
Swap byte instructions, fixed-point 2-8	wide stack $4-8$ , $5-23$
System	disabling 4–8
board organization 1–19	Undrawing graphics objects 7-15
block diagram 1–19	Unimplemented instructions 9–17
bus 1–26	·
cache 1–25	Uninterruptible instructions, multiple CPUs 8–90
clock 1–30	Universal power supply controller 8–80
console 1–30	Unpacked decimal 2-16
	data format 2–18
control processor 8–68	UPSC 8-80
control program 1–29, 8–68	
hardware summary 1–19	User protection fault handler 9–17
management $1-7$ , $9-1$	User's form ID, graphics 7-21
memory 1–25	
overview 1–1	N/
	V
<b>T</b>	
	Validity
	check
Tiling, graphics 7–12	I/O instruction 1–18
Time of Day instruction	memory reference 1-18
Read 8-51	flag, I/O 1-18
Set 8-52	<b>VBP</b> 5-14
Time-of-day clock 8-50	Vector table, I/O 8-14, 8-15
Time-slice	
	Vectored interrupt processing, I/O 8-12
instructions	Virtual bitmap, graphics
Read 8-55	definition $7-5$
Set 8-56	windowing with $7-5$
Set Handler 8–58	VWP 5-14
timer 8–54	V VVI 3 14
instructions 8–54	
Timer, programmable interval 8-60	W
Timing devices 8–49	
	WASH 2-7
Transferring program control, another segment	WASHI 2-7
5-9, 5-10	
Trojan horse pointers 5–14	WEDIT 5-7
TTY	WFP. See Wide frame pointer
control flags 8-65	WGCHRBLT 7-17
instructions 8–66	
Character Buffer	WGLFORM 7-21
Load 8-67	WGPLINE 7-16
Read 8-66	WGRDPAL 7-20
see also Primary asynchronous line	WGWRPAL 7-20
see also rimmary asymphoticus mie	WUWRIAL /-20

Wide	Windowing with virtual bitmaps, graphics 7-3
edit instruction 5-7	WLMP 8-22
return block, fault 5-21	WMESS 6-7
floating-point 5–18	Word
return instruction, sequence 5–15	address, ECLIPSE 16-bit 10-8, 10-9
stack	counter, device controller 8–31
base 4-3 definition 1-5, 4-1	data 1–14
example $4-7$ , $5-7$ , $5-8$	definition 1–2
fault 4–8	Word-oriented data 1-14
codes 5-24	<b>WPOPJ</b> 5-6
handler 5–24	Write Data to U/PSC instruction 8–82
operations 5–23	WRTN 5-6, 5-14
overflow 5–23	sequence 5-15
return block 5-23	WSAVR 5-6
sequence 5-23	WSAVS 5-6
underflow 5-23 frame pointer 4-4	, , <del>, , , , , , , , , , , , , , , , , </del>
initializing 4–7	WSB. See Wide stack base
instructions	WSL. See Wide stack limit
data 4–5	WSP. See Wide stack pointer
register 4-4	WSSVR 5-6
return block 4-6	<b>WSSVS</b> 5-6
limit 4–3	
operations 4-2	X
overflow 4–8	^
disabling 4–8	<b>XCALL</b> 5-6, 5-9, 5-10, 5-11, 5-12
parameters 4–2 pointer 4–4	XCT 5-2
register 4–3	XJSR 5-6
ECLIPSE 16-bit corresponding bits 10-2	
format 4-3	<b>XVCT</b> 8-12, 8-17
instructions 4–5	-
management 1-5	Z
underflow 4-8	7
disabling 4–8	Zero extend, fixed-point 2-2



ECLIPSE MV/9500<sup>™</sup>
System
Principles of Operation
014-001371 plus
014-001855-00

Cut here and insert in binder spine pocket



014-001855-00